Troubleshooting Phase Locked Loop Circuit with 3 ICs

  • Thread starter MissP.25_5
  • Start date
  • Tags
    Loop Phase
In summary: The goal is to get the frequency of this circuit, that is "frequency from ELVIS x (N+1)" even if the waves are not fully...synchronized?In summary, the goal of this demonstration is to get the frequency of the circuit "frequency from ELVIS x (N+1)" even if the waves are not fully synchronized.
  • #1
MissP.25_5
331
0
Hello,
I am in need of big help here. I don't know what else should be done to get this correct.
I have to build this PLL circuit and choose any 3 N (integer) of the N-divider. Then I have to observe the input signal Sig_in and the output signal VCo_Out for each N. The result should be that the output frequency is N+1 times bigger than that of the frequency set by ELVIS (function generator), if I have understood the instructions correctly. I attached my results. The output signal looks weird, right? When I set N as 1, the output signal gets messed up :/ I tried for N= 4 and 8, the waveform looked just the same as when N=1. What should I do? By the way, where should I connect the 5th pin of IC 85 (A=B) to? In the diagram it just shows a short line not connecting to anything.

I took 4 pictures of different angles so you can see better. Click on the flickr links to see the pictures of my circuit.

NOTE: THE DIAGRAM IS IN THE PDF FILE PAGE 2.

http://www.flickr.com/photos/98820721@N04/11870437296/sizes/o/in/photostream/

http://www.flickr.com/photos/98820721@N04/11870033074/sizes/h/in/photostream/

http://www.flickr.com/photos/98820721@N04/11870445586/sizes/k/in/photostream/

http://www.flickr.com/photos/98820721@N04/11869882813/sizes/k/in/photostream/
 

Attachments

  • 2013.12.18.pdf
    120.4 KB · Views: 260
  • 1.JPG
    1.JPG
    74 KB · Views: 383
  • 2.JPG
    2.JPG
    69.8 KB · Views: 383
Last edited:
Physics news on Phys.org
  • #2
Hi MissP. Can you attach a jpeg showing the schematic of your circuit? (I don't do pdfs.)
 
  • #3
NascentOxygen said:
Hi MissP. Can you attach a jpeg showing the schematic of your circuit? (I don't do pdfs.)

There you go!
 

Attachments

  • PLL CIRCUIT.JPG
    PLL CIRCUIT.JPG
    31.1 KB · Views: 385
  • pll.JPG
    pll.JPG
    27.4 KB · Views: 377
  • #4
The first step is to understand the function of each chip, so that you are able to then judge whether each is performing as expected. What do you understand is the function of the 393 chip? What does it do here?
 
  • #5
NascentOxygen said:
The first step is to understand the function of each chip, so that you are able to then judge whether each is performing as expected. What do you understand is the function of the 393 chip? What does it do here?

The 393 chip serves as a counter. The 74hc393 counts only until the output count equals the setting of the ELVIS switches, I think. If you have A>B line connected to 74hc4046, then you have an output every time A>B.
 
  • #6
First, we should check that the free-running frequency of the VCO is close to the designed value. Disconnect the wires from pins 14 and 3 of the 4046, and measure the frequency of its output (pin 4). Is this frequency close to what you were hoping for?

Did you design for a particular free-runnng frequency, or are you just using values for external R's and C's that you have been told to use?
 
  • #7
NascentOxygen said:
First, we should check that the free-running frequency of the VCO is close to the designed value. Disconnect the wires from pins 14 and 3 of the 4046, and measure the frequency of its output (pin 4). Is this frequency close to what you were hoping for?

Did you design for a particular free-runnng frequency, or are you just using values for external R's and C's that you have been told to use?

I am just using values for external R's and C's that I have been told to use. What difference does that make? I actually run a VCO test before and here's the results.

Left side is V, right side is kHz. I have set the frequence between this range but I still didn't get the result I am hoping for!
 

Attachments

  • graf.JPG
    graf.JPG
    7.2 KB · Views: 392
  • #8
When you have measured the free-running frequency, let me know what it is.

Also, what frequency Source Clock are you applying to pin 14 of the 4046? You attached 2 schematics,, identical except for that frequency.
 
  • #9
NascentOxygen said:
When you have measured the free-running frequency, let me know what it is.

Also, what frequency Source Clock are you applying to pin 14 of the 4046? You attached 2 schematics,, identical except for that frequency.

How to check the free-running frequency? I set the reference frequency to 4kHz.
 
Last edited:
  • #10
MissP.25_5 said:
How to check the free-running frequency?
See post #6

I set the reference frequency to 4kHz.
Is that what is labelled Source Clock? Disconnect it, and disconnect other feedback, and the 4046 should oscillate by itself at its free-running frequency.

BTW, I'm curious to know what your lab instructions say is the goal of this demonstration? Can you quote what the notes say?
 
  • #11
NascentOxygen said:
See post #6


Is that what is labelled Source Clock? Disconnect it, and disconnect other feedback, and the 4046 should oscillate by itself at its free-running frequency.

BTW, I'm curious to know what your lab instructions say is the goal of this demonstration? Can you quote what the notes say?

Oh, sorry I missed post no.6.

Yes, that's the source clock.

The goal is to get the frequency of this circuit, that is "frequency from ELVIS x (N+1)" even if the waves are not fully locked.
 

Attachments

  • 1.jpg
    1.jpg
    77.3 KB · Views: 359
Last edited:
  • #12
Yes, disconnect from pin 3. Remove the function generator by pulling the wire from pin 14 (that's 14, not 4). Does the 4046 oscillate, if so, what is its frequency?

Does the blue wire from pin 4 go anywhere?

Do you have this board at home, or do you have to wait until you next go to school/college/uni before you can test changes to the setup?
 
  • #13
NascentOxygen said:
Yes, disconnect from pin 3. Remove the function generator by pulling the wire from pin 14 (that's 14, not 4). Does the 4046 oscillate, if so, what is its frequency?

Does the blue wire from pin 4 go anywhere?

Do you have this board at home, or do you have to wait until you next go to school/college/uni before you can test changes to the setup?

Yes, 14. I mis-wrote that. I don't have the board at home which is a big problem for me so I can't do any changes to the board yet. However, I did a VCO test before by connecting pin no 9 to the variable power source that ranges from 0 to 4 V. The frequency range at 0~4V was 289~528kHz
 
  • #14
There were 3 questions in my last post. Please address all.

In post #1 you attached two pics. Can you explain where these signals were found, what you don't like about them, and what you expected they would/should be.
 
  • #15
NascentOxygen said:
Yes, disconnect from pin 3. Remove the function generator by pulling the wire from pin 14 (that's 14, not 4). Does the 4046 oscillate, if so, what is its frequency?

Does the blue wire from pin 4 go anywhere?

Do you have this board at home, or do you have to wait until you next go to school/college/uni before you can test changes to the setup?

1. I haven't done that yet because I don't have the tools now. But doesn't the VCO test mean anything here? The result from the VCO test is in my previous post.

2. Yes, it is the VCO output to channel 2, it is also connected to Clock
 
  • #16
NascentOxygen said:
In post #1 you attached two pics. Can you explain where these signals were found, what you don't like about them, and what you expected they would/should be.
Also, what factor were you dividing by when the pics were taken?
 

What is a phase locked loop (PLL)?

A phase locked loop is an electronic circuit that compares the phase of an input signal to a reference signal and adjusts its own output to match the phase of the reference. It is commonly used for frequency and phase stabilization in electronic devices.

How does a PLL work?

A PLL consists of three main components: a voltage-controlled oscillator (VCO), a phase detector, and a low-pass filter. The VCO generates an output signal that is compared to the reference signal by the phase detector. The phase detector then sends a control signal to the VCO to adjust its frequency until it is in phase with the reference signal. The low-pass filter helps to smooth out any fluctuations in the output signal.

What are the advantages of using a PLL with 3 ICs?

A PLL with 3 ICs offers several advantages. Firstly, it is more compact and cost-effective compared to using discrete components for the same function. Secondly, the use of ICs allows for better precision and stability in the phase locking process. Additionally, using 3 ICs allows for more flexibility in terms of frequency range and output options.

What are some common applications of a PLL with 3 ICs?

A PLL with 3 ICs is commonly used in electronic devices such as radio and television receivers, communication systems, and computer peripherals. It is also used in frequency synthesizers, clock recovery circuits, and phase-locked loops for motor control.

What are some potential issues with using a PLL with 3 ICs?

One potential issue with using a PLL with 3 ICs is the introduction of noise and distortion in the output signal, which can affect the accuracy and stability of the phase locking process. Another issue could be compatibility issues between the ICs, leading to malfunction or incorrect operation. It is important to carefully select and match the ICs used in a PLL to avoid these issues.

Similar threads

  • Engineering and Comp Sci Homework Help
Replies
2
Views
2K
  • Engineering and Comp Sci Homework Help
Replies
10
Views
1K
  • Engineering and Comp Sci Homework Help
Replies
4
Views
2K
  • Electrical Engineering
Replies
7
Views
1K
  • Engineering and Comp Sci Homework Help
Replies
2
Views
1K
  • Engineering and Comp Sci Homework Help
Replies
2
Views
2K
  • Engineering and Comp Sci Homework Help
Replies
30
Views
6K
Replies
26
Views
4K
  • Engineering and Comp Sci Homework Help
Replies
6
Views
1K
  • Electrical Engineering
2
Replies
41
Views
4K
Back
Top