How Can Multiple ALUs be Connected to Create a Layered Structure?

In summary, the conversation is discussing how to hook up 8-bit ALUs in a parallel setup to perform a specific function. The ALUs are connected in a way that allows 4 sets of numbers to be reduced to 2 sets, and then those 2 sets to be reduced to 1 set. The outputs of one ALU become the inputs of the next, and the ALUs can be synchronized with a clock to eliminate propagation delays.
  • #1
sjaguar13
49
0
If I have an 8-bit ALU, how would I hook them up to do the layer thing (I don't know the name)? It's the thing that you start with 4 ALUs, then they go down to 2, then those go down to 1. Are all the inputs for each of the original 4 seperate, or do they share some inputs? How to two go down to one? The outputs of one are the As of the next and the outputs of the other are the Bs of the next? What about the Cout, Zero, and Set? Do they somehow go into the next?
 
Physics news on Phys.org
  • #2
What exactly are you trying to do here? You want to feed the output of two ALUs to one ALU and feed that to the remaining ALU? What's the spec. for these ALUs?
 
  • #4
The connections between the ALUs will depend on the application you are using them for. What do you want to do with them?
 
  • #5
I want it to act in parallel. Looking at the 7 8-bit ALUs, I want it to be able to take 4 sets of numbers and get them down to 2 sets. Then, take those 2 sets and get it down to one. If I had 3 and 4, 3 and 5, 2 and 2, 1 and 2, and I select add, I want the first ALU to add 3 and 4 to get 7. Put the 7 into the next ALU. 3 and 5 get added for 8 and it goes down to the next ALU with the 7 for 15. 15 goes to the last ALU. 2 and 2 is 4 and that goes to the ALU along with 3 from 1 and 2. 4 and 3 is 7 and that goes to the last ALU with the 15 for 22, which is the answer.

If the answer from one becomes the input of the next, what about the Cout, Not B, and basically the other pins do?
 
  • #6
I see. If you don't need the other inputs, don't use them (set them to ground or something). Simple as that. In real life however, your parallel setup would suffer from propagation delays and whatnot. You can get rid of that however by putting in some registers and have everything synchronized to a clock.
 

1. What is the purpose of using multiple ALUs in a logic gate?

The purpose of using multiple ALUs (Arithmetic Logic Units) in a logic gate is to increase the processing power and speed of the system. By having multiple ALUs, the system can perform multiple operations simultaneously, which results in faster and more efficient processing of data.

2. How do multiple ALUs work together in a logic gate?

In a logic gate, multiple ALUs work together by receiving input data from the same source and performing different operations on the data simultaneously. The results from each ALU are then combined to produce the final output of the logic gate.

3. What are the advantages of using multiple ALUs in a logic gate?

There are several advantages of using multiple ALUs in a logic gate. These include increased processing speed, improved efficiency, and the ability to handle complex operations. Additionally, having multiple ALUs allows for better parallel processing, which is essential for high-performance computing.

4. Are there any limitations or drawbacks of using multiple ALUs in a logic gate?

One limitation of using multiple ALUs in a logic gate is that it requires more complex circuitry and control systems, which can increase the cost and complexity of the system. Additionally, if the system is not designed properly, there can be issues with synchronization and data consistency among the ALUs.

5. How do multiple ALUs impact the overall performance of a logic gate?

The use of multiple ALUs in a logic gate can significantly improve the overall performance of the system. This is because multiple ALUs can perform operations simultaneously, which results in faster processing and increased efficiency. However, the overall impact on performance also depends on the design and implementation of the system.

Similar threads

How to Solve a Timing Diagram with Multiple Logic Gates?
    • Introductory Physics Homework Help
Replies
3
Views
952
How can a NAND gate be used as a NOT gate?
    • Introductory Physics Homework Help
Replies
12
Views
2K
Question Regarding IC pin numbering and logic gates
    • Engineering and Comp Sci Homework Help
Replies
4
Views
3K
How can I reroute multiple signals from a 4 pin connector using a relay switch?
    • Electrical Engineering
2
Replies
37
Views
3K
Derivative of Cost Function with Respect to Output Layer Weight
    • Programming and Computer Science
Replies
31
Views
2K
A Search for CPT violation with protons/antiprotons using quantum logic
    • Atomic and Condensed Matter
Replies
1
Views
2K
How to determine minimum amount of AND and OR gates in PLA?
    • Engineering and Comp Sci Homework Help
Replies
5
Views
2K
My Website For Creating Interactive Visuals Linked To Equations
    • Programming and Computer Science
Replies
3
Views
260
TTL - Is there a logic gate or IC that does this?
    • Electrical Engineering
Replies
29
Views
3K
Consecutive logic gates voltage loss
    • Electrical Engineering
Replies
6
Views
1K

Hot Threads

Recent Insights

Back
Top