Why is W=0 not included in the excitation table for counters?

In summary, the conversation is about making a 3 bit up/down counter using T flip flops and the confusion surrounding the use of AND gates and XOR gates. The person asking the question is advised to do a Google search for more information and it is mentioned that W=0 is not included in the excitation table for counters.
  • #1
Sinister
33
0
Hi guys.

I'm wondering if someone could explain why when trying to make a 3 bit up/down counter using T flip flops, there are two and gates connected to the final multiplexer ?

Can someone explain how you approach this?

And same with the JK Flip flop but with an xor gate.

I'm really confused on how you come up with this.

Thanks.
 
Engineering news on Phys.org
  • #2
When doing a Google search on "3 bit up/down counter using T flip flops" it appears to be a homework problem. May I suggest you Google search those many sites and find your answers there?
 
  • #3
When we are doing the excitation table for counters...why is the W=0 for the next state not included?
 

What is an Up/Down synchronous counter?

An Up/Down synchronous counter is a type of digital circuit that can count both upwards and downwards. It is synchronous, meaning that all the flip-flops within the counter are triggered by the same clock signal, ensuring that all the outputs change at the same time.

How does an Up/Down synchronous counter work?

An Up/Down synchronous counter consists of a series of flip-flops connected in a particular sequence. The output of each flip-flop is connected to the clock input of the next flip-flop, creating a ripple effect when the counter counts up or down. The clock signal controls when the flip-flops change state, allowing the counter to count in a synchronous manner.

What are the advantages of using an Up/Down synchronous counter?

One of the main advantages of using an Up/Down synchronous counter is its versatility. It can count in both directions, making it suitable for a wide range of applications. Additionally, the synchronous design ensures that all outputs change simultaneously, making it more reliable and accurate than other types of counters.

What are the limitations of an Up/Down synchronous counter?

One limitation of an Up/Down synchronous counter is that it requires a clock signal to operate. This means that the counter can only count when the clock is active, and it may not be suitable for applications that require continuous counting. Additionally, the number of flip-flops used in the counter limits the maximum count value it can reach.

What are the common applications of an Up/Down synchronous counter?

Up/Down synchronous counters are commonly used in digital circuits for various applications, such as event counting, frequency division, and sequence generation. They are also used in electronic devices, such as calculators and digital clocks, to keep track of time and perform mathematical calculations.

Similar threads

Replies
10
Views
3K
  • Engineering and Comp Sci Homework Help
Replies
1
Views
2K
  • Engineering and Comp Sci Homework Help
Replies
1
Views
3K
  • Engineering and Comp Sci Homework Help
Replies
2
Views
5K
  • Electrical Engineering
Replies
4
Views
1K
  • Engineering and Comp Sci Homework Help
Replies
1
Views
4K
  • Engineering and Comp Sci Homework Help
Replies
1
Views
5K
  • Electrical Engineering
Replies
5
Views
3K
  • Sticky
  • Programming and Computer Science
Replies
13
Views
4K
Replies
1
Views
829
Back
Top