LTSpice Clock signal distortion

by salil87
Tags: clock, distortion, ltspice, signal
salil87 is offline
Dec14-13, 01:15 PM
P: 27
I made a counter using Dflop in Ltspice. But when I am using the count bits as signal to other circuits the clock signal is getting distorted. Why is this happening? How can I overcome this problem?
Phys.Org News Partner Engineering news on
SensaBubble: It's a bubble, but not as we know it (w/ video)
WSU innovation improves drowsy driver detection
Faster computation of electromagnetic interference on an electronic circuit board
analogdesign is offline
Dec14-13, 01:23 PM
P: 377
You might be loading the Dflops too much. Try putting buffers between the counter output bits and whatever circuit they are driving.
jrive is offline
Dec16-13, 08:43 AM
P: 37
can you post your LTSpice schematic and results showing the distorted clock?

Register to reply

Related Discussions
How does a clock signal function Electrical Engineering 1
Relating phase noise & jitter of clock signal Electrical Engineering 0
Digital Communications : Distortion signal Calculus & Beyond Homework 2
AC+DC signal equation=> Then Filter AC signal= output only DC signal visible Engineering, Comp Sci, & Technology Homework 10
Signal Distortion Introductory Physics Homework 2