Register to reply

Full Adder using a 3-to-8 Decoder in VHDL

by michael_mke
Tags: 3-to-8 decoder, full adder, vhdl
Share this thread:
michael_mke
#1
Nov30-08, 09:54 PM
P: 5
I need to design a full adder using a 3-to-8 decoder.

I have the code for the 3-to-8 decoder but don't know how to use it as a full adder.
Please help. Thanks

//3-to-8 Decoder

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Decoder is
   port (
      A : in unsigned(2 downto 0);
      Y : out unsigned(7 downto 0));
end Decoder;

architecture Logic1 of Decoder is

   type TableType is array (0 to 7) of unsigned(7 downto 0);

   constant Table : TableType :=
      ( "00000001", "00000010", "00000100", "00001000",
        "00010000", "00100000", "01000000", "10000000");

begin

   Y <= Table(to_integer(A));

end Logic1;
Phys.Org News Partner Engineering news on Phys.org
A spray-on light show on four wheels: Darkside Scientific
Research project on accident-avoiding vehicle concluded
Smaller artificial magnetic conductors allow for more compact antenna hardware

Register to reply

Related Discussions
Need help badly..about full adder circuit Engineering, Comp Sci, & Technology Homework 1
Full adder/seven segment Engineering, Comp Sci, & Technology Homework 6
Resume Ethics: Co-Op Work Full-Time + School Full-Time... What to say? Academic Guidance 9
Full adder using decoder? Electrical Engineering 1
Full adder boolean logic question Electrical Engineering 3