Register to reply

SPDT switches in CMOS processes.

by Lanot
Tags: cmos, processes, spdt, switches
Share this thread:
Feb8-14, 09:12 AM
P: 40
Hi guys,

Recently I had to design a SPDT switch for a project, which I was able to design using the trivial circuit with 2 transmission gates and 1 MOS inverter, like this:

I think that this circuit is not optimal, since it introduces the parasitics from two switches.
The question is: Is there a better circuit to do this?

Thank you.
Phys.Org News Partner Engineering news on
DIY glove-based tutor indicates muscle-memory potential
Tricorder XPRIZE: 10 teams advance in global competition to develop consumer-focused diagnostic device
Study shows local seismic isolation and damping methods provide optimal protection for essential computing equipment
Feb8-14, 04:28 PM
P: 1,084
That is optimal if you want bi-directional switching of arbitrary signals between VDD and VSS.

If you switching requirements are different, you may get away with two fets. For example if all you want to do is ground 1 line or the other you can use 2 N channel FETs to ground. etc etc etc

It depends on exactly you are trying to do.
Feb8-14, 04:46 PM
P: 40
Yes, you are correct.
The signal in question may swing from ground to vdd though. So isn't there a better approach?

Feb8-14, 04:56 PM
P: 1,084
SPDT switches in CMOS processes.

Again, it depends on exactly what you are doing. A schematic would help.

Register to reply

Related Discussions
Help with RC circuits SPDT switch Engineering, Comp Sci, & Technology Homework 5
Pulse reversing spdt? Electrical Engineering 2
DIP Switches Electrical Engineering 1
SPDT switch with phototransistors Electrical Engineering 2
SPDT Solid-state Relay Electrical Engineering 3