Search results

  1. L

    Decoder and register in Verilog

    It looks to me that what you are attempting to build is actually a demultiplexor. I was following what you said until I am having the most trouble here in terms of understanding what you want to do. Can you clarify a little bit regarding your "Received Register Number"?