Dismiss Notice
Join Physics Forums Today!
The friendliest, high quality science and math community on the planet! Everyone who loves science is here!

AND gate

  1. Feb 3, 2012 #1
    Why is it required to have 6 transistors? Can it not have 4? Can the output not receive two LOW signals at once? Or does it have something to do with superposition such that upon adding the two signals it may enter the noise margin?
    Here, I added a photo.
     

    Attached Files:

  2. jcsd
  3. Feb 3, 2012 #2

    phyzguy

    User Avatar
    Science Advisor

    The circuit you've drawn in the bottom doesn't work. You can't use NMOS devices to pull up (and PMOS devices to pull down) in this way, because the devices will turn off before they pull up (or down) all of the way. Suppose your a and b are at Vdd. When those two NMOS devices try to pull up the output it will stop at <Vdd-2*Vt, because the NMOS devices turn off. In practice, what's called the body effect will make it even worse. If Vdd=5V, for example, the output probably won't pull up much past ~3V. Then if you feed this into the next gate of the system, the next NMOS devices have a lower voltage on their gates so the output pulls up less. Bottom line - it doesn't work this way.
     
Know someone interested in this topic? Share this thread via Reddit, Google+, Twitter, or Facebook




Similar Discussions: AND gate
  1. And gate (Replies: 8)

  2. Logic gates: NOT gate (Replies: 13)

  3. Universal gates (Replies: 5)

  4. Is this an xor gate? (Replies: 6)

Loading...