• Support PF! Buy your school textbooks, materials and every day products Here!

Circuit Analysis KCL question

  • Engineering
  • Thread starter ElijahRockers
  • Start date
  • #1
ElijahRockers
Gold Member
270
10

Homework Statement



8xi5q.jpg


if [itex]V_g = 54V[/itex]

find [itex]i_0, i_1, i_2[/itex]

The Attempt at a Solution



In the left most closed loop, Since the source voltage is 54, I assumed there must be a voltage drop across the 12Ω and 6Ω resistors equal to 54. This makes VΔ 18V.

Next I tried to KCL the node below it, but it immediately confused me. If the current around the closed loop is 3A (which is what I calculated by doing a KVL of that leftmost loop), then how can there be any more current flowing into that node? Shouldn't i0 be 0?

Then, even if it is, that means in the righthand part of the circuit, one node has three currents leaving it and none coming in, while another node will have three currents entering it and none leaving. The only way I can think of that happening is if all the currents are equal to zero, but surely this is not the answer......

Anyway, the only other work I could do was to note that the 10Ω and 5Ω are in parallel, so i2 = 2i1. Also, the current source is producing 9A, since the supplied current is supposed to be VΔ/2, but that doesn't seem to help my situation much.
 

Answers and Replies

  • #2
berkeman
Mentor
57,263
7,243
Shouldn't i0 be 0?
Yep! There is nowhere for the current to return...

one node has three currents leaving it and none coming in
That's just a sign thing. Currents can be negative.

i2 = 2i1. Also, the current source is producing 9A
You are on the right track -- keep going!
 

Related Threads on Circuit Analysis KCL question

Replies
4
Views
6K
Replies
1
Views
2K
Replies
2
Views
2K
Replies
3
Views
1K
Replies
4
Views
1K
Replies
7
Views
4K
Replies
16
Views
1K
Replies
4
Views
987
Replies
2
Views
1K
  • Last Post
Replies
8
Views
1K
Top