1. Limited time only! Sign up for a free 30min personal tutor trial with Chegg Tutors
    Dismiss Notice
Dismiss Notice
Join Physics Forums Today!
The friendliest, high quality science and math community on the planet! Everyone who loves science is here!

Comparing TTL and CMOS gates.

  1. Nov 16, 2012 #1
    1. The problem statement, all variables and given/known data
    We just did an experiment on the input and output characteristics of TTL and CMOS NAND gates. We recorded the following data for each of the two gates.
    1) Input Threshold Voltage
    2) Input Current(for input logic 1 and 0)
    3) Output Voltage(for output logic 1 and 0)
    4) Output Sourcing Current(for 3 voltages)
    5) Output Sinking Current

    We haven't had the lecture on this topic so i'm quite unclear about this. We are required to compare both devices with regard to:
    i) input threshold voltage and measured input current for logic 0 input
    ii) output voltage for logic level 1 and 0
    iii) sourcing current and sinking current


    2. Relevant equations


    3. The attempt at a solution
    From what I've read online, CMOS is said to have low power consumption. But i don't know how to apply this information to answer my questions. I would like to know some basic infomation related to this topic and the question so I can answer these question by looking at my own data.

    Thanks.
     
  2. jcsd
  3. Nov 16, 2012 #2

    uart

    User Avatar
    Science Advisor

    Tell us what differences you noticed in:

    1. Input current for logic 0.

    2. Output sourcing current.

    3. Input high threshold voltage.
     
  4. Nov 16, 2012 #3
    1.CMOS: 0mA, TTL: -0.2mA

    2. (Voltages used: 3.5V, 3.25V, 3.0V) CMOS: 3.3mA, 3.6mA, 4.0mA. TTL: 0.06mA, 18.6mA, 27.1mA

    3. CMOS: 2.68V, TTL: 1.025V

    I'm not sure what to deduce from these
     
  5. Nov 16, 2012 #4

    NascentOxygen

    User Avatar

    Staff: Mentor

    Not much at all as far as power efficiency goes. You really needed to measure the current drawn from the power supply under various conditions to be able to make an enlightened comparison of power demands.

    But with the lab's purpose being to compare thresholds and drive capabilities, you are not really looking at power efficiency.
     
  6. Nov 16, 2012 #5
    So how do you think I should answer the 3 questions above? What are the characteristic differences involved?
     
  7. Nov 16, 2012 #6

    uart

    User Avatar
    Science Advisor

    Those are some pretty significant differences in input-loading, output current sourcing, and input threshold. Yes?
     
  8. Nov 16, 2012 #7
    Yes. But I don't how what characteristic differences they represent.
     
  9. Nov 17, 2012 #8

    NascentOxygen

    User Avatar

    Staff: Mentor

    There is an important term "fan out". (Try googling it.) Address that as it applies to your two different logic gate technologies.
     
Know someone interested in this topic? Share this thread via Reddit, Google+, Twitter, or Facebook




Similar Discussions: Comparing TTL and CMOS gates.
  1. CMOS transmission gate (Replies: 2)

  2. Xor gate using cmos (Replies: 0)

  3. Complex CMOS gate (Replies: 1)

Loading...