Dismiss Notice
Join Physics Forums Today!
The friendliest, high quality science and math community on the planet! Everyone who loves science is here!

Configuring band-pass on National MF10 SCF chip

  1. May 21, 2005 #1


    User Avatar

    I'm trying to configure the National MF10 Switched Capacitor Filter(SCF) chip to be a bandpass filter.
    The problem is that the datasheet has formulas on how to calculate the resistor values for setting up as a band-pass, but there is no example or diagrams to hook up the pins as a band-pass.

    The datasheet only shows how to hook up the pins as a low-pass(on page 15).
    I have done my calculations , I know what resistors values to use etc..
    I only need a diagram to show me how to hook up the pins as a Mode 2, 4th Order band-pass.

    the datasheet can be found here --> http://www.national.com/pf/MF/MF10.html [Broken]

    Can anyone familiar with the MF10 please help? :confused:

    Drop me a pm if u do not wish to post your reply here, or u know something but not sure if it will work. I'm willing to try it out.

    Thanks in advance.
    Last edited by a moderator: May 2, 2017
  2. jcsd
  3. May 28, 2005 #2


    User Avatar
    Science Advisor
    Homework Helper

    I haven't used this IC but am willing to brain storm with you.
    To make this more fun, can you tell me your desired specs?
    I'd like to design along with you.

    What is your desired center frequency - fo? what upper fH and
    lower fL cutoff frequencies have you chosen (-3dB points)?
    What clock frequency & resistor values have you chosen?

    From the datasheet, it appears you will be cascading two
    stages that are both on chip. Fig 9 (of spec sheet) shows the first stage.
    We can deduce a lot of information from that diagram. To make a 4th order,
    mode 2 BPF, we can use analogous reasoning as the wiring in diagrams Fig 16 and 17 (page 21) indicate. The difference between those two has to diagrams has to do with supply voltages, which may be applicable if your circuit is limited to TTL or CMOS logic levels.

    I have already analyzed Fig 16 and 17 and can offer my thoughts.
    Page 8 (pin descriptions) has a lot of useful information. I referred back to
    it several times thinking about your filter.
Share this great discussion with others via Reddit, Google+, Twitter, or Facebook