Gate oxide breakdown voltage

  • Thread starter t2000_wong
  • Start date
  • #1
For a NMOS transistor, is there a difference in gate oxide breakdown voltage if we apply a positive bias on gate and a negative bias on gate? (assume S/D/bulk are ground)
 

Answers and Replies

  • #2
analogdesign
Science Advisor
1,140
354
According to the paper
Hokari, Y, "Stress voltage polarity dependence of thermally grown thin gate oxide wearout" IEEE Transactions on Electron Devices, vol. 35, no 8, August 1998

there is a difference. In fact time-dependent dielectric breakdown lifetimes is one order-of-magnitude longer for positive biases and you get tunneling quicker with negative stress.
 

Related Threads on Gate oxide breakdown voltage

  • Last Post
Replies
2
Views
802
Replies
6
Views
1K
  • Last Post
Replies
3
Views
1K
  • Last Post
Replies
1
Views
1K
Replies
1
Views
3K
Replies
3
Views
596
  • Last Post
Replies
4
Views
2K
Replies
4
Views
4K
  • Last Post
Replies
7
Views
13K
  • Last Post
Replies
6
Views
885
Top