1. Limited time only! Sign up for a free 30min personal tutor trial with Chegg Tutors
    Dismiss Notice
Dismiss Notice
Join Physics Forums Today!
The friendliest, high quality science and math community on the planet! Everyone who loves science is here!

How to improve synchronous counter

  1. Jan 14, 2012 #1
    Assume a synchronous counter with the following counting
    sequence:
    0 -> 1 -> 3 -> 2 -> 4 -> 6 -> 5 -> 7 -> 0

    1.Produce the above counter next state equations.

    2.Using positive-edge D-type flip-flops, 2-input OR and 2-input AND gates, sketch the circuit diagram of the above counter.

    3.Given that, a D-type flip-flop has TPHL= 10 ns, TPLH= 8 ns, Tsu=2 ns, a 2-input AND gate has propagation delay of 3 ns, and a 2-input OR gate has propagation delay of 5 ns, estimate the maximum clock frequency at which the above counter could operate.

    4.Describe how the complexity of the given counter could be reduced by using a different count sequence.

    ****I have done the first three questions, the only problem I have is in answering the last question.I really don't understand what the question is looking for.
     
  2. jcsd
Know someone interested in this topic? Share this thread via Reddit, Google+, Twitter, or Facebook

Can you offer guidance or do you also need help?



Similar Discussions: How to improve synchronous counter
  1. Mod-11 Ripple Counter (Replies: 0)

  2. Counters in verilog (Replies: 0)

Loading...