Heres an interview question which I am having trouble with: Consider a CMOS inverter. Replace the NMOS in it with a PMOS. How would the VTC curve look like? I was told that one PMOS would always be in saturation. Since the source voltage of the lower PMOS is tied to Vout, how can we figure out if the lower PMOS is cutoff or not. Help.