Dismiss Notice
Join Physics Forums Today!
The friendliest, high quality science and math community on the planet! Everyone who loves science is here!

A JFET biased junctions

  1. Aug 3, 2017 #1
    I have a understanding problem with the JFET Transistor. I need this for the exam.
    Gate-Source Voltage = 0V.
    How are the PN Junction biased between Drain and Gate and Gate and Drain.
    For the following cases.
    Vds = 0V this sould be the thermal equilibrium
    Vds < Vdsat (both reverse ?)
    Vds > Vdsat (both reverse ?)

    The exercise is i have to draw the bandstrucutre at source contact and in the pinched off region at the drain contact.
     
    Last edited: Aug 3, 2017
  2. jcsd
  3. Aug 3, 2017 #2

    davenn

    User Avatar
    Science Advisor
    Gold Member

    you have labelled your post with an "A" tag... post graduate level of education.
    what has your research told you so far ?
     
Know someone interested in this topic? Share this thread via Reddit, Google+, Twitter, or Facebook

Have something to add?
Draft saved Draft deleted



Similar Discussions: JFET biased junctions
  1. Peltier Junction (Replies: 2)

  2. DC Biasing (Replies: 2)

Loading...