Dismiss Notice
Join Physics Forums Today!
The friendliest, high quality science and math community on the planet! Everyone who loves science is here!

Layout verification

  1. Dec 17, 2006 #1
    Hey, I was wondering if anyone would be able to verify if two of my layouts are correct. These are going to be part of a larger layout, so I want to make sure the smaller pieces are correct before I move on.

    Please excuse to ugly design - I'm not too worried about aesthetics right now - just functionality. Some of my pieces may not be symmetrical because Cadence does not save my snap spacing settings, so every time I open a design, I have to remember to change it to my preferred values. :rolleyes:

    Thanks.

    2 Input NOR

    http://img.photobucket.com/albums/v220/Monstrosity/NOR.jpg


    2 Input NAND:

    http://img.photobucket.com/albums/v220/Monstrosity/NAND.jpg
     
    Last edited: Dec 17, 2006
  2. jcsd
  3. Dec 17, 2006 #2

    chroot

    User Avatar
    Staff Emeritus
    Science Advisor
    Gold Member

    They look correct. The NAND has the series devices at the bottom, and the parallel devices at the top. The NOR has the parallell devices at the bottom and the series devices on the top.

    - Warren
     
  4. Dec 17, 2006 #3
    Thanks, chroot.
     
Know someone interested in this topic? Share this thread via Reddit, Google+, Twitter, or Facebook

Have something to add?



Similar Discussions: Layout verification
  1. Chip layout (Replies: 6)

  2. PCB layout question (Replies: 16)

  3. Circuit layout (Replies: 22)

Loading...