Logic Gates and Switches

  • #1
r731
40
6
Hello,

I'm currently studying a course in digital logic. The course is included in my IT program. And I have not taken a course in electronics yet; I will later.

My question basically is: what is the output of a logic gate given that one input is neither connected to a high voltage nor connected to ground? (That is, the input is not connected to anything.) And why?

debounceSR_large.gif


Tomorrow I'm having a lab, where I will connect a mechanical switch to a latch.
Thanks in advance.
 

Answers and Replies

  • #2
Jony130
627
138
In general case the output will be set at high state or at low state or somewhere between these two states. It all be depend on the logic family you are actually be using. And this is why we should never leave unused inputs floating. And always use a pull-up or pull-down resistors.
 
  • #3
Baluncore
Science Advisor
2021 Award
11,719
5,911
The power supplies to the logic gates are implicit and so not usually shown. In this case the supplies are assumed to be GND = 0V and +6V. Since four gates, each with two inputs and one output, are all in each package, they can share the two power supply pins. That makes 3*4 + 2 = 14 pins on the IC.

The “>=1” gate is an OR gate, but it has an inverted output, so it is a NOR gate.
The circuit shown is an RS flipflop. If you follow the logic state through the circuit, then flip the switch and watch the new state develop, you will understand why this circuit is called a switch de-bounce circuit.
 
  • #4
berkeman
Mentor
63,577
14,699
My question basically is: what is the output of a logic gate given that one input is neither connected to a high voltage nor connected to ground? (That is, the input is not connected to anything.) And why

It is generally considered a design error to leave logic inputs floating. Especially with CMOS gates, floating inputs can cause problems with increased power consumption and noise generation. Always tie off unused logic inputs. :smile:
 
  • #5
Baluncore
Science Advisor
2021 Award
11,719
5,911
The “green” light emitting diodes in the OP diagram may be a problem because they prevent the input voltage being pulled hard down to zero.
If the LEDs are included then there should be another pull-down resistor in parallel with each (Resistor–LED) pair.
 

Suggested for: Logic Gates and Switches

Replies
20
Views
416
  • Last Post
Replies
0
Views
85
  • Last Post
Replies
10
Views
948
Replies
3
Views
274
  • Last Post
Replies
6
Views
422
  • Last Post
Replies
3
Views
522
Replies
5
Views
643
Replies
5
Views
4K
Replies
9
Views
2K
Top