Dismiss Notice
Join Physics Forums Today!
The friendliest, high quality science and math community on the planet! Everyone who loves science is here!

Need help with D Flip Flop

  1. Sep 27, 2011 #1

    when D will be 0 then in the first input to the lower nand gate will be 1 and the first input to the upper nand gate will be 0 If clock (CLK) = 1 then in the upper Nand gate 0 NAND 1 will be 1
    and in the lower nand gate 1 NAND 1 will be 0.
    now In the Second upper NAND gate 1 will go as the first input and the second input will be Q Complement ... Now what will be this Q complement or Q' 0 or 1 .. and Why ??
  2. jcsd
  3. Sep 27, 2011 #2


    User Avatar

    Staff: Mentor

    If you know ANY input on a NAND gate is logic 0, then you know the output of that gate must be 1, regardless of any other of its other inputs.

    That property comes from the truth table for NAND gates.
  4. Sep 27, 2011 #3


    User Avatar
    Homework Helper

    When CLK == 1, then the left upper NAND gate will output ~D and the left lower NAND gate will output D. Then the upper right NAND gate will output D to Q and the lower right NAND gate will output ~D to Q'. So when CLK == 1, Q == D, and Q' = ~D

    After this, if CLK == 0, Q and Q' will not change regardless of D.

    Note, if the initial state is CLK == 0, and Q == Q', then a race condition exists.
    Last edited: Sep 27, 2011
Share this great discussion with others via Reddit, Google+, Twitter, or Facebook