What is stack effect in cmos design and how would it affect the threshold voltages?
This sounds somewhat like a HW question.
A "stack" is just two or more transistors in series. So think of a standard CMOS inverter but with two NMOS gates in series on the bottom half. Can you determine how doing that would effect the threshold of each transistor? Pay close attention to Vsb.
Ok with two nmos in series, assuming their body is both grounded, Vt of the top nmos would increase since when a gate voltage is applied to the bot nmos, the source voltage (Vs) of the top nmos will be at a voltage Vgs higher than its body.
But here comes the question, such a 'stack effect' with the increase in Vt of the first nmos would only happen when the bot nmos is turned on right?
What is the context of your question? What is the application?
The stack effect on Vt for a two input NAND gate. (2 nmos in series for pull down) If I am understanding correctly, the Vt for the nmos on top would increase only during transitions where the bot nmos is on? cause if the bot nmos is off, the top nmos would also be grounded and stack effect would not have any effect on vt?
Separate names with a comma.