# TTL Gate Circuits

Why do TTL integrated circuits assume unconnected inputs to be at logic level HIGH? Does the answer lie in the circuitry itself or some other factor?

Related Electrical Engineering News on Phys.org
vk6kro In the diagram, the inputs are only low if current flows out of the device at A or B. Otherwise, they are high.

If either of the inputs is grounded, then the output transistor will not get base current so the output will be high.
Only if both inputs are not grounded, ie high, then the output will be low.

This is a NAND gate, but the input logic is similar for other TTL devices

jedishrfu
Mentor
Not sure you'll get a definitive answer but it makes sense for multiple input gates to leave unconnected gates as high. As an example, a 4 input AND gate where you only need 3inputs you'd set the fourth one high.

Last edited: In the diagram, the inputs are only low if current flows out of the device at A or B. Otherwise, they are high.

If either of the inputs is grounded, then the output transistor will not get base current so the output will be high.
Only if both inputs are not grounded, ie high, then the output will be low.
I'm not that familiar with the internal circuitry of TTL gates yet. In the diagram, Vcc is one of the inputs right? Where is the other one? Do A and B represent the output terminals?

So, if the input is grounded we know that it goes through a certain circuit so we expect its output voltage to be low? Otherwise, it is high?

vk6kro