1. Limited time only! Sign up for a free 30min personal tutor trial with Chegg Tutors
    Dismiss Notice
Dismiss Notice
Join Physics Forums Today!
The friendliest, high quality science and math community on the planet! Everyone who loves science is here!

Typical full adder gate delay

  1. Nov 14, 2015 #1
    • Member warned to use the formatting template for homework posts.
    Hi guys,

    I was just wondering, I'm designing a full adder for a bitslice of a 16 bit ALU.

    I have SPICED my design and I am getting a propagation delay for the AND mode between the two bits of about 70ps.

    I'm working in a low voltage 90nm process.

    Am I in the right ballpark in terms of propagation delay? or am I absurdly off? What is a typical propagation delay for a full adder (order of magnitude).

  2. jcsd
  3. Nov 14, 2015 #2
    If I recall correctly (it's been a while, so I might be off), the delay for the entire adder circuit is usually in hundreds of nanoseconds, and individual operations (AND and XOR) take about 40 to 50 nanoseconds each (with 45nm technology).

    But as you might know already, gate delays depend on a number of factors such as the input capacitance, threshold and supply voltages etc. So there might be nothing wrong with the numbers that you have obtained.
  4. Nov 14, 2015 #3


    User Avatar
    2017 Award

    Staff: Mentor

    45-50 nanoseconds for individual operations would surprise me. Even with an extremely long pipeline a CPU has to get those operations done within a cycle, and in 2008 they certainly had more than 20 MHz.
Know someone interested in this topic? Share this thread via Reddit, Google+, Twitter, or Facebook

Have something to add?
Draft saved Draft deleted