Verilog help

  • Thread starter david90
  • Start date
  • #1
david90
309
2
I have a clock module that divides a 500mhz signal to a 200hz signal, and another module that is suppose to use the 200hz clk signal to drive 4 multiplexed 7segment display. My question is how do I input the clock module signal into the 7segment display module?
 

Answers and Replies

  • #2
Delta
87
0
What is the "another module" doing? Is it using the 200hz to cycle the 4 seg's?

If so i'd use a flip flop as a 2 output counter (using Q and clk). Slight risk of race hazards but affordable at these frequencies.
 
  • #3
chroot
Staff Emeritus
Science Advisor
Gold Member
10,275
40
david90,

The clock enters the module like any other signal. It should be declared as an input. If you use the signal as the argument in an always block (i.e. always(@posedge clk)), the synthesizer will know it's a clock. You do not have to do anything special to declare that an input signal is a clock; it's a clock if you use it as a clock.

- Warren
 

Suggested for: Verilog help

  • Last Post
Replies
12
Views
379
  • Last Post
Replies
17
Views
394
Replies
19
Views
404
Replies
6
Views
510
Replies
13
Views
512
  • Last Post
Replies
22
Views
951
Replies
8
Views
428
Replies
22
Views
509
Replies
3
Views
396
  • Last Post
Replies
2
Views
261
Top