Dismiss Notice
Join Physics Forums Today!
The friendliest, high quality science and math community on the planet! Everyone who loves science is here!

Homework Help: VHDL code for binary counter

  1. Aug 6, 2011 #1
    1. The problem statement, all variables and given/known data

    structure or behavior VHDL code of a 5-bits binary counter with a sync. load signal to preset the counter to a specific initial state. the output of the counter (Q0 to Q4) are connected to a binary decoder that shows the state of the counter.

    2. Relevant equations

    3. The attempt at a solution
    I wrote the code of 5 bits counter

    LIBRARY ieee;
    USE ieee.std_logic_1164.all;
    USE ieee.numeric_std.all;
    ENTITY counter IS
    PORT ( count : OUT unsigned (4 DOWNTO 0);
    load : IN STD_LOGIC;
    pre :IN unsigned (4 DOWNTO 0);
    Clk : IN STD_LOGIC);
    END counter;
    ARCHITECTURE Behavioral OF counter IS
    SIGNAL c : unsigned(4 DOWNTO 0) := "00000";

    count <= c;
    IF( rising_edge(Clk) ) THEN
    IF(load = '1') THEN
    c <= pre;
    c <= c + 1;
    END IF;
    END IF;
    END Behavioral;

    I want to connect the output to a binary decoder that shows the state of the counter
    how can i do that?
  2. jcsd
Share this great discussion with others via Reddit, Google+, Twitter, or Facebook

Can you offer guidance or do you also need help?
Draft saved Draft deleted