Dismiss Notice
Join Physics Forums Today!
The friendliest, high quality science and math community on the planet! Everyone who loves science is here!

Vhdl help

  1. Jun 22, 2010 #1
    Vhdl help!!

    Please help....This is driving me crazy. I am just trying to setup a simple comparing component. The code compiles fine, but the simulation is WAAAAAYY off. could somebody please check this? Thanks

    --Temprature high or low
    library ieee;
    use ieee.std_logic_1164.all;
    entity thermostat is
    data_in_mux : in std_logic_vector (3 downto 0);
    set_main : in std_logic_vector (3 downto 0);
    data_out : out std_logic_vector (1 downto 0)
    end thermostat;
    architecture behave of thermostat is
    process (set_main, data_in_mux)

    if (set_main < data_in_mux) then
    data_out <= "00";
    elsif (set_main > data_in_mux) then
    data_out <= "11";
    else data_out <= "01";

    end if;
    end process;
    end behave;
  2. jcsd
  3. Jun 22, 2010 #2
    Re: Vhdl help!!

    I figured it out, the code was fine, but the simulation tool was not appropriatly set.
  4. Jan 24, 2011 #3
    Re: Vhdl help!!

    hello everyone!!
    i have to do a sychronous 8-bit up/down counter.
    to the momment i am here. My entity is right.
    As for the up/down control, we have the inputs up and down,
    and If up = 1 it counts up, if down =1 it counts down and if both of them are 1 it does nothing.

    can anyone help???

    this is what i have done so far.

    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.std_logic_unsigned.all;

    entity up_down_counter is
    port (
    cout :eek:ut std_logic_vector (7 downto 0);
    data :eek:ut std_logic_vector (7 downto 0);
    up,down :in std_logic; -- up_down control for counter
    clk :in std_logic; -- Input clock
    reset :in std_logic -- Input reset
    end entity;

    architecture rtl of up_down_counter is

    signal count :std_logic_vector (7 downto 0);
    process (clk, reset) begin
    if (reset = '1') then
    count <= (others=>'0');
    elsif (rising_edge(clk)) then
    if (up XOR down = '1') then
    if(up = '1') then
    count <= count + 1;
    count <= count - 1;
    end if;
    end if;
    end if;
    end process;
    cout <= count;
    end architecture;
Share this great discussion with others via Reddit, Google+, Twitter, or Facebook