Design 4-16 Decoder & Full Subtractor Systematically

Click For Summary

Discussion Overview

The discussion revolves around the systematic design of a 4 to 16 decoder and a full subtractor using Boolean equations and multiplexers or decoders. Participants explore methods for expressing Boolean equations and the potential use of Karnaugh maps (k-maps) in the design process.

Discussion Character

  • Homework-related
  • Exploratory

Main Points Raised

  • One participant inquires about systematic methods for expressing a Boolean equation like "ab+a'c" using multiplexers and questions the effectiveness of trial and error.
  • The same participant asks whether a decoder can be used and if k-maps would assist in the design process.
  • Another participant expresses reluctance to engage with homework questions.
  • There is a request for an example to illustrate the design process.
  • A further response suggests that the original poster's textbook may contain relevant examples or similar problems, implying that they should refer to it for guidance.

Areas of Agreement / Disagreement

Participants do not reach a consensus on how to approach the design systematically, and there is a mix of responses regarding the appropriateness of homework questions.

Contextual Notes

There are limitations in the discussion, including the absence of specific methodologies for the design process and the reliance on external resources like textbooks for examples.

david90
Messages
311
Reaction score
2
Is there a systematic ways of expressing a boolean equation such as "ab+a'c" using multiplexer? Eyeballing and trial and error do not seem to work .
What about decoder? Will k-map help?

I have to design a 4 to 16 decoder using 2 to 4 decoder with some gates. I also have to design a full subtractor using decoder. How can u do it systematically (step by step)?

Thanks!:smile:
 
Engineering news on Phys.org
Sorry but we are not meant to do homework questions :frown:
 
Just give me an example.
 
I bet your textbook has examples! It might even have done a problem just like the one you ask (but with different sizes)!
 

Similar threads

Design a 2 to 4 Decoder using 4 to 16 Decoder
  • · Replies 4 ·
Replies
4
Views
5K
Designing priority encoder with 4-16 decoder and 8-1 MUX
  • · Replies 1 ·
Replies
1
Views
5K
Implementing boolean functions with decoder and external gate
  • · Replies 6 ·
Replies
6
Views
18K
Help Design 4 to 16 decoder with given components
  • · Replies 1 ·
Replies
1
Views
13K
Constructing 4-to-16 Decoder from 4 2-4 Decoders
  • · Replies 4 ·
Replies
4
Views
4K
Solving a SIMetrix Question for Digital Circuit Testing
  • · Replies 1 ·
Replies
1
Views
2K
Tips for intro to digital systems test?
  • · Replies 7 ·
Replies
7
Views
4K
Efficient Design of a Full Adder with Karnaugh Maps
  • · Replies 3 ·
Replies
3
Views
4K
VHDL coding -- Design a component that uses a 4-to-1 multiplexer
  • · Replies 2 ·
Replies
2
Views
3K
Logic design - Full subtractor question -
  • · Replies 1 ·
Replies
1
Views
5K