Building a Mod60 Counter with Mod10 and Mod6

  • Thread starter Thread starter david90
  • Start date Start date
  • Tags Tags
    Building Counter
Click For Summary
SUMMARY

This discussion focuses on constructing a Mod60 counter utilizing Mod10 and Mod6 counters, specifically addressing the connection and clocking mechanism between them. The Mod10 counter increments and carries its overflow to the Mod6 counter, which is essential for achieving a count from 0 to 59. The primary concern raised is the appropriate configuration of the clock (clk) parameter for both counters, particularly how the Mod6 counter should be clocked by the overflow signal from the Mod10 counter.

PREREQUISITES
  • Understanding of digital counters, specifically Mod10 and Mod6 counters.
  • Familiarity with clock signals in digital circuits.
  • Basic knowledge of testbench setup in hardware description languages.
  • Experience with overflow handling in counter designs.
NEXT STEPS
  • Research how to implement overflow detection in Mod10 counters.
  • Learn about clock signal propagation in digital circuits.
  • Explore testbench creation for simulating counter interactions.
  • Study the design principles of cascading counters in digital systems.
USEFUL FOR

Digital circuit designers, hardware engineers, and students learning about counter design and clocking mechanisms in digital electronics.

david90
Messages
311
Reaction score
2
my goal is to make a mod 60 counter using mod10 and mod6. Both counters have a clk input.

Mod10 will count and will produce a count which will carry to mod6. At this moment, mod10 will be 0 while mod6 is 1 which is 10. This will continue to 59.

I need serious help on how to connect them together. For the clk parameter, what should I enter?
 
Engineering news on Phys.org
Originally posted by david90
For the clk parameter, what should I enter?

In the testbench? I don't quite understand...
 
It would seem the mod 6 counter should be clocked by the overflow of the mod 10 counter.

- Warren
 

Similar threads

Testing Verilog Code - Find Reason Output Not Displayed
  • · Replies 6 ·
Replies
6
Views
6K
Undergrad Measuring 1-Way Speed of Light: 15m Fibers & 1GHz Pulse Generator
  • · Replies 15 ·
Replies
15
Views
2K
How to Cascade Two Sets of 4-bit JK Flip-Flop Counters?
  • · Replies 3 ·
Replies
3
Views
5K
Help with Counter Wiring Problem Statement
  • · Replies 3 ·
Replies
3
Views
3K
How Can I Connect Two Cylinders Coaxially to Transfer Pulling Force?
  • · Replies 2 ·
Replies
2
Views
2K
Voltage Output in subtractor photocircuit
  • · Replies 1 ·
Replies
1
Views
2K
Understanding Inputs and Outputs for Specific Project
  • · Replies 12 ·
Replies
12
Views
3K
Solar series battery charging problem
  • · Replies 88 ·
3
Replies
88
Views
12K
Number of Decks on a Rotating Habitat
  • · Replies 9 ·
Replies
9
Views
4K
Understanding DRAM Refresh Operations
  • · Replies 14 ·
Replies
14
Views
7K