What does CLK mean?

by riklund
Tags: circuit, clk, logic, pulse, ttl
riklund is offline
Jan19-11, 02:55 PM
P: 3
I'm currently investigating a TTL logic circuit (TI 74LS74), and I'm stuck with a few shortifications. What does CLK stand for? It is represented in the logic diagram, and has implication on pulse duration. I have searched through a lot of litterature without finding any clue.

Thanks in advance for any help!
Phys.Org News Partner Engineering news on Phys.org
A smart prosthetic knee with in-vivo diagnoses
Old tires become material for new and improved roads
Students take clot-buster for a spin
yungman is offline
Jan19-11, 03:13 PM
P: 3,844
Clock input.

LS74 is a D flip flop with positive edge clock trigger. On every rising edge of the CLK input, what ever presented at the D input will be transfered to the Q output provide the signal at the D input satisfies the set up time and hold time requirements.
kapil10387 is offline
Jan20-11, 02:04 AM
P: 1
Hi guys ! i want to add my opinion also on this topic that CLK means a clock signal. we can say it is a specific type of signal that oscillates between high and low states.it is utilized to provide the trigger pulse to digital circuits and we can also say it trigger pulse signal. trigger pulse is applied to digital circuits to change the particular state.

Register to reply