Register to reply

In VHDL, what is strongly typed means?

by dexterdev
Tags: means, strongly, typed, vhdl
Share this thread:
dexterdev
#1
Mar20-13, 12:21 AM
P: 191
In VHDL, what is strongly typed means? ie like VHDL is a strongly typed language etc

-Devanand T
Phys.Org News Partner Engineering news on Phys.org
DIY glove-based tutor indicates muscle-memory potential
Tricorder XPRIZE: 10 teams advance in global competition to develop consumer-focused diagnostic device
Study shows local seismic isolation and damping methods provide optimal protection for essential computing equipment
SteamKing
#2
Mar20-13, 12:43 AM
Emeritus
Sci Advisor
HW Helper
Thanks
PF Gold
P: 6,545
Try this article:

http://en.wikipedia.org/wiki/Strong_typing
the_emi_guy
#3
Mar20-13, 01:21 AM
P: 589
Strongly typed means that the compiler enforces lots of constraints on how different data types can be intermixed and what operations can be performed on them. Compile errors are produced if an attempt is made to mix incompatible data types, or perform operations on improper data types. In contrast, loosely coupled means that one is free to mix data types and the programmer is responsible for knowing how the compiler will interpret the resulting operation.

Here is a rather extreme example: what happens if I attempt to perform the operation of multiplication on two character string data types? A strongly typed language will produce an error, after all it makes no sense to multiply character strings right?

On the other hand, a loosely typed language may go ahead and multiply them according to some predetermined rule that the programmer is expected to be aware of. JavaScript can be considered loosely typed in this respect. "12"x"12" will produce the character string "144" while "12"+"12" produces "1212" since + happens to be the concatenation operator for strings.

Back to VHDL: same idea. I cannot assign a 4-bit variable to an 8-bit register. They are considered incompatible and a compile error will result. Verilog, which is weakly typed, will make the assignment and we developers are fully aware of how the 4-bits will get mapped to the 8-bit register. Same the other way around. If I assign an 8-bit variable to a 4-bit register, Verilog developers know which 4 bits are getting truncated. VHDL programmers will get a compile error.

Windadct
#4
Mar21-13, 03:02 PM
P: 564
In VHDL, what is strongly typed means?

Haha -- I THOUGHT IT MEANT ALL CAPS!


Register to reply

Related Discussions
Rhymed verse typed from memory History & Humanities 20
How do you know that a particle is strongly interacting? High Energy, Nuclear, Particle Physics 5
Help ... Strongly needed General Physics 2
Strongly nilpotent Linear & Abstract Algebra 1
Why are some particles more strongly ionising than others? High Energy, Nuclear, Particle Physics 6