[VHDL] Xilinx Multi-source error

dduardo

Code:

ERROR:Xst:528 - Multi-source in Unit <codec> on signal <OP>
Sources are: 
   Output signal of FDC instance <compression/OP>
   Output signal of FDC instance <decompression/OP>

There are tristate buffers at the outputs of both the compression and decompression modules. Therefore if the compression is outputing, the decompression will be high impedance and vice versa. The problem is that Xilinx doesn't like how i'm doing it. How can I go about connecting the two outputs together?

Kenneth Mann

I suspect that the main reason that no one has responded to this question is that, you haven't given enough information. For example, how are your signals defined? If they are defined improperly the reply could easily happen. Also, the nature of your output drive logic could be a problem. To tackle the problem all the info on it is needed>

KM

Similar Threads for: [VHDL] Xilinx Multi-source error
Thread	Forum	Replies
Xilinx VC18V00	Electrical Engineering	1
circuit with capacitor, current source, voltagr source... and a switch	Engineering, Comp Sci, & Technology Homework	1
Possible source of error in determining gas constant	Biology, Chemistry & Other Homework	2
CIRCUIT ANALYSIS: Use superposition - 2 Current source, 1 Voltage source, 4 resistors	Advanced Physics Homework	6
Error source in an experiment	Introductory Physics Homework	1

Kenneth Mann	I suspect that the main reason that no one has responded to this question is that, you haven't given enough information. For example, how are your signals defined? If they are defined improperly the reply could easily happen. Also, the nature of your output drive logic could be a problem. To tackle the problem all the info on it is needed> KM