I have been given the following components to design a 4 to 16 decoder:
I. One 3 to 8 decoder (with enable)
II. Two 2 to 4 decoder (with enable)
III. Two NOT gates
IV. Two AND gates
I just don't understand where the AND, NOT, and enables go into. I have attached two files One with the 3...