Recent content by nokeeauser

  1. N

    Up down Counter Overflow(74191)

    here in this circuit i have added(well at least tried to use) 16 bit counter thinking the 8 bit version overflows too fast. then what i have tried to do is take the 2's complement of the MSB coming off the ADC the result is actually the one I posted on the earlier post.
  2. N

    Up down Counter Overflow(74191)

    the input sine wave is at 1 Hz, and 1 Vpp. It is very small. i have made another circuit where i have put a switch on the Registers CLR bit to initially clear it then keep it high. and i have put a switch on the LOAD pin of the counters to initially set it 0, then set it High. it seems like it...
  3. N

    Up down Counter Overflow(74191)

    here are the pictures of the circuit and the result i get, maybe that will help
  4. N

    Up down Counter Overflow(74191)

    im sorry you just completely lost me. I wouldn't even know how to do that..
  5. N

    Up down Counter Overflow(74191)

    yes your right about the integrator counting up when it is positive. that's what i had meant to say :) it was a bitmap image zipped...should work...
  6. N

    Up down Counter Overflow(74191)

    I have attached a word document with a copy of the simulation that I have used in Multisim. How did you know that the counter will overflow in 32 clock cycles? How can i make it so it does not overflow in 32 cycles, should i use more counters? Or should i use some kind of logic gate and...
  7. N

    Up down Counter Overflow(74191)

    Hey guys I am currently building a digital integrator for my senior design project. The project consists of An A/D, UP/DN counter, Adder, Register and DAC. The parts I am using are : A/D: AD7821 UP/DN: 74191 Adder: 7483 Register: 74198 Im cascading the 74191 and the 7483 to get 8 bit...
Back
Top