Need urgent help ...verilog code error
Hello ,
I am new to verilog ...can someone help me urgent ..
I have a task for 8 bit register where in i have to model hierarchial modeling ...
here are my modules ... correct me please
Someone please patietnly go through all modules and let me know...