Space Qualified Level Shifter Solutions for 1.5V I/O to 1.8V I/O?

  • Thread starter Thread starter ashah99
  • Start date Start date
  • Tags Tags
    Space
Click For Summary
The discussion focuses on finding space-qualified level shifter solutions for translating I/O voltages from a 1.5V FPGA to a 1.8V ADC in high-reliability applications. The user has identified a part from ST Microelectronics but notes it lacks sufficient data for 1.5V compatibility. They also consider passive voltage dividers and BJTs, which are typically unidirectional. Participants express skepticism about the compatibility of the selected components and request datasheets for further analysis. The conversation highlights the need for reliable, bi-directional voltage translation solutions in specific electronic applications.
ashah99
Messages
55
Reaction score
2
TL;DR
In need of solutions for voltage translation between 1.5V I/O from FPGA to an ADC that accepts I/O at 1.8V
Hello everyone, I am trying to find level shifter/voltage translation solutions that are space-qualified (ideally radiation hardened, etc.) that can logic level translate from FPGA I/O at 1.5V to and ADC at 1.8V while supporting uni- or bi-directional I/O and OE capabilities . This is for high reliability applications. Basically, I am interfacing with SPI and some status/control discretes from the FPGA and the transceivers I/O are at higher voltages. I've found a part from ST Microelectronics (P/N 5962F1120701VXC) but the voltage isn't quite support and there's insufficient data at 1.5V. I also thought about passive voltage dividers or BJTs for translation, but those are mostly unidirectional.

Does anyone have good solutions that come to mind ? I appreciate any feedback/suggestions! Thank you.
 
Engineering news on Phys.org
ashah99 said:
FPGA I/O at 1.5V to and ADC at 1.8V
Wow, interesting project. Can you post links to those two datasheets? It's hard to believe that the 1.5V part is not 1.8V tolerant, and even harder to believe that Vih and Vil of the 1.8V part are not compatible with the lower voltage CMOS outputs. Thanks.
 
berkeman said:
Wow, interesting project. Can you post links to those two datasheets? It's hard to believe that the 1.5V part is not 1.8V tolerant, and even harder to believe that Vih and Vil of the 1.8V part are not compatible with the lower voltage CMOS outputs. Thanks.
Sure, the FPGA selected is the Xilinx Versal (P/N XCVC1902–1MSIVSVA2197) and the other device is a TI RF Sampler AFE (P/N AFE7950). The plan is to use I/O from the XPIO bank from the FPGA to interface with the AFE. I have some datasheets referenced below, if you are interested.

https://www.ti.com/lit/ds/symlink/a...=https%3A%2F%2Fwww.ti.com%2Fproduct%2FAFE7950
 

Attachments