Thread Closed

What happens when you place a NOT gate before and after a NAND gate

 
Share Thread Thread Tools
Jul12-10, 11:24 AM   #1
 

What happens when you place a NOT gate before and after a NAND gate


1. The problem statement, all variables and given/known data
What happens when you place a NOT gate before and after a NAND gate


2. Relevant equations
Current Research(My own work):
NOT Gate: A NOT gate is also known as an inverter. It is a logic gate which implements a methodology best known in maths as Logical Negation. In other words a NOT gate takes whatever results that are passed through it, usually True or False(0 or 1) and negates them. A NOT gate only requires one value.

AND Gate: An AND gate is a logic gate which implements a methodolgy best known as logical conjunction. The logical conjunction linked with an AND gate appears when both values are true, thus returning the value of true. All other values return false. An AND gate requires 2 values to produce an output.

NAND Gate: A NAND gate follows the same principles as the afforementioned AND gate. However its results are effect by a NOT gate. According to the material above, a NOT gate negates values and an AND gate only returns true if both values are true. Using this we can deduce that the output of a NAND gate will be the exact opposite to those of an AND.

3. The attempt at a solution

Default NAND Gate:
INPUT
A B OUTPUT
0 0 1
0 1 1
1 0 1
1 1 0

Now a NOT gate placed infront of a NAND gate would invert the values being passed through it, but not the output. (This is where i start to get a little confused)

NOT NAND Gate:
INPUT
A B OUTPUT
1 1 1
1 0 1
0 1 1
0 0 0

Which is equal to an OR gate. (But im not sure why?)

NAND NOT Gate:
INPUT
A B OUTPUT
0 0 0
0 1 0
1 0 0
1 1 1

Which is equal to an AND gate. Which kind of makes sense to me because if you put a negative and a negative together you get positive but once again im not exactly sure.

Thanks in advance for any help, i appreciate it.
 
PhysOrg.com
PhysOrg
science news on PhysOrg.com

>> 'Whodunnit' of Irish potato famine solved
>> The mammoth's lament: Study shows how cosmic impact sparked devastating climate change
>> Curiosity Mars rover drills second rock target
Jul12-10, 11:26 AM   #2
 
Hint: The Law of double negation.
 
Jul12-10, 11:54 AM   #3
 
(logic) The statement that the negation of the negation of A implies A, for any proposition A.

Ok so NOT is a negation. And NAND is the negation of AND.

So NOT NAND(negation of the negation of A) = AND

NAND NOT (Negation of A Negated) = NAND?

Sorry im still not getting this completely.
 
Jul12-10, 12:26 PM   #4
 
Mentor

What happens when you place a NOT gate before and after a NAND gate


Quote by dreadfear View Post
1. The problem statement, all variables and given/known data
What happens when you place a NOT gate before and after a NAND gate


2. Relevant equations
Current Research(My own work):
NOT Gate: A NOT gate is also known as an inverter. It is a logic gate which implements a methodology best known in maths as Logical Negation. In other words a NOT gate takes whatever results that are passed through it, usually True or False(0 or 1) and negates them. A NOT gate only requires one value.

AND Gate: An AND gate is a logic gate which implements a methodolgy best known as logical conjunction. The logical conjunction linked with an AND gate appears when both values are true, thus returning the value of true. All other values return false. An AND gate requires 2 values to produce an output.

NAND Gate: A NAND gate follows the same principles as the afforementioned AND gate. However its results are effect by a NOT gate. According to the material above, a NOT gate negates values and an AND gate only returns true if both values are true. Using this we can deduce that the output of a NAND gate will be the exact opposite to those of an AND.

3. The attempt at a solution

Default NAND Gate:
INPUT
A B OUTPUT
0 0 1
0 1 1
1 0 1
1 1 0

Now a NOT gate placed infront of a NAND gate would invert the values being passed through it, but not the output. (This is where i start to get a little confused)

NOT NAND Gate:
INPUT
A B OUTPUT
1 1 1
1 0 1
0 1 1
0 0 0

Which is equal to an OR gate. (But im not sure why?)

NAND NOT Gate:
INPUT
A B OUTPUT
0 0 0
0 1 0
1 0 0
1 1 1

Which is equal to an AND gate. Which kind of makes sense to me because if you put a negative and a negative together you get positive but once again im not exactly sure.

Thanks in advance for any help, i appreciate it.
Does this link help?

http://en.wikipedia.org/wiki/Demorgan%27s_law

.
 
Jul12-10, 12:55 PM   #5
 
No it doesnt but thanks anyway.

(It might but i dont understand how i can use it)

EDIT:
A & B = Inputs
O = Output
- = NOT
-(A^B) = NAND

NOT NAND = --(A^B) = (A^B) = AND (Is this correct?)

NAND NOT = -(A^B)-O = ? (I have absolutely no idea with this one, i dont even know how to set this one out.)
 
Jul12-10, 01:02 PM   #6
 
Also, NOT is a unitary operation and NAND is a binary operations. Where before do you place your NOT gate?
 
Jul12-10, 01:12 PM   #7
 
Where before do you place your NOT gate?

Sorry can you rephrase that?
 
Jul12-10, 01:38 PM   #8
 
Quote by dreadfear View Post
Where before do you place your NOT gate?

Sorry can you rephrase that?
Part of your problem statement says:

What happens when you place a NOT gate before ... a NAND gate
A NAND gate has 2 input and 1 ports. A NOT gate has 1 input and 1 output port. Draw the circuit diagram corresponding to your exact connection.
 
Jul12-10, 02:03 PM   #9
 
Im not sure i can.

Because like you said, NOT gate has 1 input and 1 output. You cant connect 1 output to 2 inputs, it wouldnt work.

So a NOT NAND gate is impossible?

What about a NAND NOT?

I could see how that works. It takes the output value of the NAND, than negates it.

So a NAND NOT gate is equal to an AND gate.

Is this correct?
 
Jul12-10, 02:06 PM   #10
 
yes.
 
Jul12-10, 02:43 PM   #11
 
Haha damn my physics teacher. He told me this would be a good thing to right my report about, guess he included a trick question in there for me.

Thanks :) Now maybe i can get some sleep
 
Jul12-10, 02:54 PM   #12
 
It might help further if you expand your truth table to 6 columns.

Code:
A' B' A  B  O  O'
      0  0  1
      0  1  1
      1  0  1
      1  1  0
O = not(A&B). Fill in A', B' and O' with the inverted values of A, B and O, respectively.

You should see that O' = not(A'orB'). This graphical method may be better for you to get used to than a tangle of words and symbols.
 
Thread Closed
Thread Tools


Similar Threads for: What happens when you place a NOT gate before and after a NAND gate
Thread Forum Replies
[Digital Systems]NAND-Gate Implementation Engineering, Comp Sci, & Technology Homework 6
Gate, jam,.... Omg! Academic Guidance 10
any gate i can substitute to xor gate? Computing & Technology 8
NAND or NOR Logic Gate, which is less reliable at higher speeds Electrical Engineering 5
TTL gate Electrical Engineering 9