Logic gate circuits - What does two-level and multi-level mean?

  1. What do "two-level" and "multi-level" gate circuits mean?

    I have been doing questions relating to logic gates circuits, and have noticed that some questions say "implement with two-level NAND gate circuts"

    And then a different question would say "implement with multi-level NOR gate circuts"


  2. jcsd
  3. Two-level means there's a maximum of two gates between the input and the output.
    The more levels you use, the longer the slower the circuit gets.
  4. Thanks
Know someone interested in this topic? Share this thead via email, Google+, Twitter, or Facebook

Have something to add?