exis Messages 22 Reaction score 0 Thread starter Mar 16, 2010 #1 Can someone please explain to me with what reasoning RL and RC are taken to be in parallel when calculating Vo for any decrease/increase in IC (DC) due to isig (ac) Thank you Attachments Untitled.jpg 14.7 KB · Views: 472
Can someone please explain to me with what reasoning RL and RC are taken to be in parallel when calculating Vo for any decrease/increase in IC (DC) due to isig (ac) Thank you
skeptic2 Messages 1,776 Reaction score 60 Mar 16, 2010 #2 In AC analysis there should be a very low impedance between ground and Vcc. Likewise Cc2 is assumed to be a short, thus RL and Rc are in parallel.
In AC analysis there should be a very low impedance between ground and Vcc. Likewise Cc2 is assumed to be a short, thus RL and Rc are in parallel.