Depletion depth in a PIN diode

Click For Summary

Discussion Overview

The discussion revolves around the calculation of depletion depth in a PIN diode, particularly focusing on the effects of doping in the intrinsic layer and the implications for diode performance under various bias conditions. Participants explore theoretical models, practical measurements, and specific applications related to the diode's behavior.

Discussion Character

  • Exploratory
  • Technical explanation
  • Debate/contested
  • Experimental/applied

Main Points Raised

  • One participant seeks a reliable formula for calculating depletion depth in a PIN diode, noting that common formulas for PN diodes do not apply directly.
  • Another participant suggests that the depletion zone's penetration into the highly doped n+ region is negligible compared to the width of the intrinsic layer, allowing for simplifications in calculations.
  • A participant raises concerns about non-ideal intrinsic layers with unintentional doping, questioning how this affects depletion depth and diode performance at low reverse bias voltages.
  • Discussion includes the impact of residual doping on effective charge lifetime and RF properties, with suggestions to measure performance for verification.
  • One participant mentions the potential for increased efficiency in experimental diodes used for X-ray spectroscopy, despite the original purpose of the diodes being different.
  • Another participant discusses the implications of unintentional doping in the context of controlled-avalanche diodes and particle detectors, suggesting that formulas for P\piN diodes may still apply.
  • There is a question about the equilibrium condition in a PIN diode without external bias, leading to a discussion about charge diffusion and the formation of a depletion region.
  • Concerns are raised about the efficiency of photodiodes if the pi layer is not depleted, emphasizing the importance of proper diode design.
  • One participant suggests that the analysis of a PIN diode can be approached similarly to a PN junction, despite the intrinsic region potentially being lightly doped.

Areas of Agreement / Disagreement

Participants express a range of views on the effects of doping in the intrinsic layer and the appropriate models for analyzing PIN diodes. There is no consensus on the best approach or the implications of unintentional doping, indicating ongoing debate and exploration of the topic.

Contextual Notes

Limitations include the potential for varying definitions of doping levels and the complexity of real-world diode behavior that may not align with theoretical models. The discussion also highlights the need for empirical measurements to validate theoretical predictions.

Username1
Messages
4
Reaction score
0
Hi guys,

I'm trying to find a reliable formula for calculating the depletion depth in a PIN diode at a given voltage and knowing the doping of the layers. Does anyone have one? Formulae for the PN diode are common, but don't apply to the PIN directly as far as I can see.

I found a formula from here http://ece-www.colorado.edu/~bart/book/book/chapter4/pdf/ch4_3_6.pdf but I think the vaules that it gives are rather small considering the voltage. (?)

Cheers,
 
Last edited:
Physics news on Phys.org
Welcome to PF! The penetration of the depletion zone into the highly doped n+ region is generally negligible compared to the width of the i layer, so in most cases you can ignore it and just use the i layer width.
 
Thanks marcusl!

What do you do when you don't have an ideal I layer?

For example, I have some diodes here where the I layer isn't really undoped, but rather it has an unitentional doping (~1016 cm-3 (P type), compared with ~1018 cm-3 for the P and N layers).

The I layer is still << doped that the real P and N layers, but I'm interested in the diode's performace at low reverse bias voltages and until the reverse bias across the diode is sufficient to have fully depleted the I layer, I'm stuck not knowing how how the depleteion layer is growing. Hope that's explained well enough. Please could you shed any light in this instance?(PS. Having thought about it further and contemplated your post, I think the formula in the PDF is calculating how the depletion zone expends into N or P layer when the I layer is already fully depleted, which makes more sense. Thanks.)
 
So you have a p-[tex]\pi[/tex]-n device instead of p-i-n. I think the biggest effect of the residual doping will be to reduce the effective charge lifetime, which can have a large effect on the diode's RF "on" properties. Due to recombination in the [tex]\pi[/tex] region, you'll need higher forward bias current to achieve the same on resistance and power handling.

Since you have actual devices, you should measure the performance (even if you calculate the performance, you'll still need to measure it for verification). Take a look at Joe White's book "Microwave Semiconductor Engineering," which has a very practical (vs. theoretical) orientation. He discusses how to measure all the parameters of interest, including lifetime.

Another change you'll see from the doped [tex]\pi[/tex] layer is a higher punch-through voltage, that is, the reverse bias required to deplete the i region. You determine it by measuring the junction capacitance at low frequency (1 MHz) vs. V_bias, and extrapolating past the soft "knee". Again, White discusses how to do it. You are correct to be worried about the growth of the depletion region with V_bias. Until you exceed V_PT, the device will have excess capacitance and excess RF leakage.

As you can see, the i layer affects both forward and reverse bias performance.
 
Ok. Thanks very much. I'll look for that book. I've never heard them called P [tex]\pi[/tex] N before (just non-ideal PIN or PPN (& PNN))! Cheers.

FWIW, they're experimental diodes from another lab we're reverse biasing and using for X-ray spectroscopy rather than their original purpose. I'm trying to account for an increase in efficiency we see over and above what we expect when increasing the reverse bias voltage (not large enough reverse bias for avalanch multiplication though).

Thanks for your help.
 
Last edited:
Ah, you are interested in photodiodes and I assumed you were building RF switches. Regrettably I'm not familiar with photodiode literature. Glad I could be of some help all the same.
 
Hello everybody!

A doping of 1016 cm-3 is intentional. Unintentional doping in Chokralsky silicon is rather about 1012 cm-3 (I mean: it was 20 years ago...)

I could imagine such an intention in a controlled-avalanche diode. Because electrons ionise more than holes do, having a bigger field at one electrode allows to amplify primary electrons but still quench the avalanche once the pulse is over. Useful for sure, but subtle. The same effect is obtained in particles detectors with wire chambers, where one electrode is a wire (high field) and the other a plate (lower field). Works only with one polarisation, and over a limited voltage range.

If your epitaxial region isn't fully depleted, it just means that your P[tex]\pi[/tex]N diode behaves as a [tex]\pi[/tex]N diode. All known formulas apply.
 
I'd agree that the high level of [tex]\pi[/tex] layer doping was intentional, except the OP states it was unintentional. If this is a photodiode application, then the pi layer should be run depleted. Otherwise efficiency is reduced due to recombination, and the lower E field reduces the achieved drift velocity and slows down the response.

Maybe better to get a properly designed diode in the first place?
 
Last edited:
I have a question regarding the PIN diode: What would be the equilibrium condition in a pin diode without applying any external bias. would there be depletion region formed in intrinsic region.
 
  • #10
Holes diffuse from the p side a little way into the i region, and likewise electrons from the n side. There is still a depleted region at the center, but it is reduced from the i layer width. A small reverse bias will sweep these charges out and fully deplete the i layer width. This is known as the "punch-through" voltage.
 
  • #11
Thanks Marcus!
I am trying to solve the potential profile for a pin diode. I am considering the p-i and i-n junctions separately. What i want to know is that will this pin analysis can be done exactly as we do for pn junction but in pin case there won't be donors or acceptor ions in intrinsic region.
 
  • #12
Don't consider the two sides separately. In many practical devices the I region is actually very lightly doped instead of strictly intrinsic as mentioned earlier, so you have a p-pi-n or p-nu-n device instead of p-i-n. Accordingly the junction extends from, e.g., the p region into the nu layer and conventional p-n potential analysis can be used. This is covered in many textbooks including this one online:
http://ecee.colorado.edu/~bart/book/book/index.html"
 
Last edited by a moderator:

Similar threads

  • · Replies 3 ·
Replies
3
Views
6K
  • · Replies 1 ·
Replies
1
Views
4K
Replies
4
Views
4K
  • · Replies 13 ·
Replies
13
Views
7K