EE Circuit State Diagram Analysis and Design

Join the discussion
Registration is free. Ask a follow-up in this thread, or start your own.
Sign up Log in
1 reply · 5K views
itsmyname
Messages
1
Reaction score
0

Homework Statement


Before drawing and simulating the circuit, use the steps given in the text to analyze the circuit shown in the figure below. Finish with a properly formatted state diagram with the state of the JK-type flip-flop designated as Q1 and the state of the D-type flip-flop as Q0. Note that the circuit has one primary input DI and one output DO. For purposes of the analysis, ignore the direct input CLR. Also, note that the circuit uses a Moore model since the output is a function of the state variables (Q1, Q0) only.
Include your analysis, state diagram and state table.

2q1asug.jpg



Could someone please help with just the first couple states? I am having trouble figuring out the final output.
 
Physics news on Phys.org
What are the assumed inputs to D1?