Decoding DDR Memory Organization: Understanding 1Gb DDR2 SDRAM Datasheet

  • Thread starter Thread starter likephysics
  • Start date Start date
  • Tags Tags
    Memory
Join the discussion
Ask a follow-up here, or get your own question answered by working scientists, mathematicians and engineers — people, not an autocomplete.
Real named experts · corrections over time · the nuance an AI answer skips
2 replies · 5K views
likephysics
Messages
638
Reaction score
4
I was going through the datasheet of 1Gb DDR2 SDRAM. It's organized in rows, columns and banks.
The 1Gb is actually 64Mb*16 datalines.
Which is 8Mb*8 Banks * 16 data lines
I can't figure out how they got 8Mb?

In the datasheet block diagram (attached), there are 13 row address lines. So 2^13 = 8k
there are 8 column addr lines, so 2^8 = 256
8192*256 = 2Mb ?
 

Attachments

  • 64MBx16.png
    64MBx16.png
    44.7 KB · Views: 645
Engineering news on Phys.org
Hi likephysics. Each bank is actually organized as 8192 by 256 by 64 bits. There are 10 column select bits, but only 8 of them are used to actually select the column. The remaining 2 are used to select the correct 16 bit word from the 64 bit bank output.
 
uart, Thanks.
One more DDR question - why do you need to precharge a row before selecting it?