Decrement with J-K FF and gate/gates

  • Thread starter Thread starter ogward
  • Start date Start date
Click For Summary
SUMMARY

The discussion centers on constructing a synchronous down counter using J-K flip-flops (FFs) and gates, specifically addressing the correct interpretation of the clock pulse (CP) behavior. Participants identified that the original problem statement was misleading, as it implied continuous state changes when CP is high, rather than transitioning only on the rising edge. The final consensus is that the circuit design is valid when the J and K inputs are correctly configured, and the state diagram is clarified to indicate state changes only on the transition from 0 to 1.

PREREQUISITES
  • Understanding of J-K flip-flops and their operation
  • Knowledge of synchronous counters and state diagrams
  • Familiarity with digital logic gates and their configurations
  • Ability to interpret and create circuit diagrams
NEXT STEPS
  • Study the operation of J-K flip-flops in detail
  • Learn about synchronous counter design principles
  • Research how to properly represent state diagrams for digital circuits
  • Explore the implications of clock pulse behavior in digital systems
USEFUL FOR

Electrical engineering students, digital circuit designers, and anyone involved in creating or analyzing synchronous counters and flip-flop configurations.

ogward
Messages
24
Reaction score
0
Last edited by a moderator:
Physics news on Phys.org
It looks like the J and K inputs on the LSB are connected together and connected to one of the AND inputs. But nothing is connected to them as an input. Also the i input is missing. Is that your missing input? I know, I know, the answer is yes, and with that change your circuit is logically fine.

But the standard way of displaying flip-flops and gates is with the inputs on the left and the outputs on the right. Look at your circuit in a mirror and it would be properly displayed.
 
LCKurtz said:
It looks like the J and K inputs on the LSB are connected together and connected to one of the AND inputs. But nothing is connected to them as an input. Also the i input is missing. Is that your missing input? I know, I know, the answer is yes, and with that change your circuit is logically fine.

But the standard way of displaying flip-flops and gates is with the inputs on the left and the outputs on the right. Look at your circuit in a mirror and it would be properly displayed.

what about now?
http://img35.imageshack.us/img35/3654/20111015001.th.jpg
 
Last edited by a moderator:
Much better. And correct too.
 
ogward, I got to tell you I almost had a heart attack when I looked at your first circuit diagram. My mind absolutely rebelled and I felt like making the sign of the cross to ward off evil (and I'm not even religious).

THAT'S the kind of response you're likely to get from an EE prof if you draw your circuits right to left. :smile:

(well, OK, I might be a BIT extreme)
 
Hehe you are are probably right i just didn't like the Idea of heaving the MSB on the right side and the LSB on the left, made me a bit confused :P

Thanks for your pointers!
 
ogward said:
i just didn't like the Idea of heaving the MSB on the right side and the LSB on the left, made me a bit confused

I'll be darned. It's been probably 35 years since I've designed those circuits but I DO remember now having exactly the same thought back when I started. You get used to it.
 
ogward said:
Hehe you are are probably right i just didn't like the Idea of heaving the MSB on the right side and the LSB on the left, made me a bit confused :P

Thanks for your pointers!

If you like the LSB flip-flop on the right, just put it there. What's the problem?
 
I thought it wouldn't work that way so I didn't want to experiment with something that works.
But I've tried it and it works, no problems.
 
  • #10
1. Homework Statement [/b]
Construct a synchronous down counter with J-K FFs and gate/gates. It should only count when the CP is high, look at the state diagram.
Is the original problem stated correctly? If CP is being used as the clock input into the JK flip-flops and it is always high, how do the flip-flops change state (count)?
 
  • #11
I formulated it wrong, it should count when the CP goes from 0 to 1 as stated in the state diagram.
 
  • #12
Maybe I am picking nits (to get out of doing housework...), but the state diagram is not clear about CP going from 0 to 1 causing a state transition. If I read the state diagram literally, when CP is 0: stay in same state, when CP is 1: change state. So when CP is 1, the diagram says that the states are constantly changing. Apparently that is not what you want to do, but that is what the diagram is saying (to me, anyway). I would propose adjusting your notation somehow to indicate if CP is either a 0 or a 1: stay in same state, if there is a transition from 0 to 1 (perhaps a rising edge symbol) go ahead and change state.
 
  • #13
Of course JK flip-flops change state at the falling edge of the clock. I wondered about the "only change state when the CP is high" too. That doesn't make sense to me for a clocked state machine using JK flip-flops. The proposed solution runs the counter downward counting on every clock pulse falling edge when i = 1 and pausing when i = 0.

It seems like a correct solution to a poorly worded problem to me. Perhaps the OP will return with his teacher's comments later.
 
  • #14
You guys are right. It is probably poorly worded because I had to translate everything from swedish to english.
And yes I can get back with my professors notes.
 

Similar threads

Engineering JK Flip Flop Not Counting Properly in Actual Circuit
  • · Replies 1 ·
Replies
1
Views
2K
K-map for a 4-bit synchronous decade counter.
  • · Replies 4 ·
Replies
4
Views
11K
Designing a 4-bit non-sequential synchronous counter
  • · Replies 25 ·
Replies
25
Views
12K
Designing a Race Track Circuit Diagram for 3 Cars
  • · Replies 1 ·
Replies
1
Views
3K
Mathematica This Week's Finds in Mathematical Physics (Week 259)
  • · Replies 1 ·
Replies
1
Views
3K