Estimate Power of CMOS Inverter Circuit - 0.12um Tech

Click For Summary
SUMMARY

The discussion focuses on estimating the power of a CMOS inverter circuit using 0.12um technology. Participants recommend using SPICE for simulation, emphasizing the need for specific modeling parameters from the IC process, typically provided by the IC fabrication vendor. The dynamic power calculation is highlighted, defined as dynamic power = Vdd² * CL * f, where CL includes parasitic capacitance from internal components, wires, and load. The inquiry also addresses how to determine wire capacitance relevant to the given technology.

PREREQUISITES
  • Understanding of CMOS inverter circuits
  • Familiarity with SPICE simulation software
  • Knowledge of dynamic power calculations in electronics
  • Awareness of parasitic capacitance concepts
NEXT STEPS
  • Research SPICE simulation techniques for CMOS circuits
  • Learn how to obtain and use modeling parameters from IC fabrication vendors
  • Explore methods for calculating wire capacitance in 0.12um technology
  • Investigate freeware alternatives for circuit simulation
USEFUL FOR

Electrical engineers, circuit designers, and students working on CMOS technology and power estimation in integrated circuits.

bilalarif
Messages
7
Reaction score
0
I want to estimate the power of a CMOS inverter circuit. I want to ask that is there any software for simulation purpose to give the power of CMOS inverter.

The second problem I have is that when you calculate the dynamic power of CMOS
dynamic power = Vdd2*CL*f
This dynamic power depends upon the parasitic capacitance . The total parasitic capacitance is equal to sum of internal capacitances of the CMOS + wire + load.

I am using 0.12um technology to implement my circuit. My question is about wire capacitance that how to determine the wire capacitance for given technology .
 
Engineering news on Phys.org
bilalarif said:
I want to estimate the power of a CMOS inverter circuit. I want to ask that is there any software for simulation purpose to give the power of CMOS inverter.

The second problem I have is that when you calculate the dynamic power of CMOS
dynamic power = Vdd2*CL*f
This dynamic power depends upon the parasitic capacitance . The total parasitic capacitance is equal to sum of internal capacitances of the CMOS + wire + load.

I am using 0.12um technology to implement my circuit. My question is about wire capacitance that how to determine the wire capacitance for given technology .

Welcome to the PF. You can use SPICE to simulate the inverter circuit. You will need the modeling parameters from your particular IC process, however. Those should be available to you -- you can generally get them from the IC fab vendor.
 
can u tell me any freeware for simulation.
 

Similar threads

Replies
3
Views
4K
  • · Replies 23 ·
Replies
23
Views
8K
  • · Replies 5 ·
Replies
5
Views
6K
Replies
2
Views
2K
  • · Replies 21 ·
Replies
21
Views
8K
Replies
7
Views
7K
Replies
13
Views
2K
Replies
15
Views
2K
Replies
1
Views
11K
  • · Replies 1 ·
Replies
1
Views
2K