Quadrature sampling detector circuit

Click For Summary
SUMMARY

The discussion centers on the design and functionality of a quadrature sampling detector, specifically a Tayloe detector, utilizing a 1.65V reference ADC. A 2.5 VDC offset is introduced via a voltage divider to facilitate signal processing through a 4x bus switch powered at 5V. The 47 nF capacitors are intended for sample and hold action, but concerns arise regarding their ability to charge adequately during the sampling period. It is concluded that reducing the capacitor value to 10nF may be necessary to effectively filter out the 5 MHz sampling frequency.

PREREQUISITES
  • Understanding of quadrature sampling techniques
  • Familiarity with Tayloe detector circuit design
  • Knowledge of ADC reference voltages and biasing
  • Basic principles of capacitor charging and filtering
NEXT STEPS
  • Research the design principles of Tayloe detectors
  • Study the effects of capacitor values on sampling frequency in signal processing
  • Learn about voltage dividers and their applications in biasing circuits
  • Explore Bode plots and their significance in frequency response analysis
USEFUL FOR

Electronics engineers, circuit designers, and hobbyists interested in RF signal processing and quadrature sampling techniques.

FrankJ777
Messages
140
Reaction score
6
Hi. I'm trying to build a quadrature sampling detector, or Tayloe detector based on the design at http://garage-shoppe.com/wordpress/?p=371 . I intend to feed the I and Q signals into a ADC that uses a 1.65V reference. One thing I'm confused about is the purpose of the 2.5 VDC offset fed into the center tap of the transformer. It comes a voltage divider that halves the 5 V VDD, below is a circuit diagram I origionally assumed it's purpose is to provide an offset for an ADC but I'm not sure. The 47 nF capacitors are supposed to provide the "holding function" of the sample and hold action, but I'm not sure if the voltage on them will ever be 2.5V as the caps wouldn't have time to charge durring the sampling period. It also seems that the signal out of the 4 x bus switch would be a 2.5V pulse at the sampling frequency. Would the capaitors filter those out. According to my Bode plot for my corner frequency is about 3MHZ, and I'm trying to use a 5 Mhz sampling frequency. Am I looking at this all wrong? Thanks for the help in advance.
http://garage-shoppe.com/wordpress/wp-content/uploads/2010/03/Image4.jpg.
 
Engineering news on Phys.org
FrankJ777 said:
One thing I'm confused about is the purpose of the 2.5 VDC offset fed into the center tap of the transformer. It comes a voltage divider that halves the 5 V VDD, below is a circuit diagram I origionally assumed it's purpose is to provide an offset for an ADC but I'm not sure.
Look at your 4x bus switch. Its power supply is only 5V. That means it can only pass signals between 0V and 5V. In order to pass signals with the maximum peak to peak voltage, it needs to be biased to half the supply voltage

FrankJ777 said:
The 47 nF capacitors are supposed to provide the "holding function" of the sample and hold action, but I'm not sure if the voltage on them will ever be 2.5V as the caps wouldn't have time to charge durring the sampling period.
The I_Out and Q_Out lines should be very high impedance so the primary means of their discharge is back through the bus switch when it is closed. The capacitor may not completely charge during the sampling period but it will continue charging during the sample until it reaches 2.5V. If the bias plus signal is higher than 2.5V it will charge to more than 2.5V. When the signal plus bias is less than 2.5V the capacitor will discharge through the switch.

FrankJ777 said:
It also seems that the signal out of the 4 x bus switch would be a 2.5V pulse at the sampling frequency. Would the capaitors filter those out. According to my Bode plot for my corner frequency is about 3MHZ, and I'm trying to use a 5 Mhz sampling frequency. Am I looking at this all wrong? Thanks for the help in advance.
http://garage-shoppe.com/wordpress/wp-content/uploads/2010/03/Image4.jpg.
Yes the capacitors will filter out most of the sampling frequency. If you want to use a sampling frequency of 5 MHz, I would reduce the value of the capacitors to 10nF to start.
Only if the sampling voltage is too noisy or sags too much during the sampling period would I increase the value.