Recent content by dennis_lin

  1. D

    Solve VHDL Synthesis Questions: Learn to Write & Synthesize Code

    A register can be sensitive for only 1 edge of the clock signal.But in that code we deal with both rising edge and declining edge(or others),i think that is the problem.^_^
Back
Top