Designing a CPU Using Multimedia Logic - Need Advice

  • Thread starter Thread starter Basher1
  • Start date Start date
  • Tags Tags
    Logic
Click For Summary
SUMMARY

The discussion centers on the challenges of designing a simple single-cycle CPU using Multimedia Logic software, which is noted for its lack of flexibility and documentation. Users express frustration over the limitations of the software compared to more established tools like Xilinx ISE, particularly in implementing complex components such as multiplexers. The conversation highlights the need for better resources and guidance for those unfamiliar with Multimedia Logic, especially in an academic setting where such tools are mandated.

PREREQUISITES
  • Understanding of CPU architecture and design principles
  • Familiarity with logic circuit design and simulation
  • Basic knowledge of hardware description languages (HDLs) like Verilog or VHDL
  • Experience with FPGA design tools, particularly Xilinx ISE
NEXT STEPS
  • Research Multimedia Logic software features and limitations
  • Explore Xilinx ISE design tutorials for CPU design
  • Learn about implementing multiplexers and other components in Multimedia Logic
  • Investigate community college courses on FPGA and CPLD design
USEFUL FOR

Students and educators in computer engineering, hardware designers, and anyone involved in CPU architecture projects using Multimedia Logic software.

Basher1
Messages
27
Reaction score
0
I have recently been commanded with the task of designing a simple single cycle CPU to implement a sorting algorithm. We must design the project using multimedia logic. I have an idea how to design the processor, but I have no idea how to use this software. From my basic understanding of it, it doesn't allow me much flexibility. I've tried googling how to go about designing CPU's with this software, however it's grossly underdocumented(to my knowledge). Is there anyone with knowledge of this software??
 
Physics news on Phys.org
Basher1 said:
I have recently been commanded with the task of designing a simple single cycle CPU to implement a sorting algorithm. We must design the project using multimedia logic. I have an idea how to design the processor, but I have no idea how to use this software. From my basic understanding of it, it doesn't allow me much flexibility. I've tried googling how to go about designing CPU's with this software, however it's grossly underdocumented(to my knowledge). Is there anyone with knowledge of this software??

Can you please say a bit more about what "multimedia logic" is? I'm not familiar with the term yet. :smile:
 
apologies, Multimedia logic is software that is used to design and simulate logic circuits. I am interested in using it to design a processor but I can't find any documentation on how to use this software correctly
 
Basher1 said:
apologies, Multimedia logic is software that is used to design and simulate logic circuits. I am interested in using it to design a processor but I can't find any documentation on how to use this software correctly

Do you mean like Xilinx's ISE design tools? Their WebPack version is free:

http://www.xilinx.com/products/design-tools/ise-design-suite/ise-webpack.htm

You use this to design the FPGA/CPLD parts that make up your system. There are lots of FPGA/CPLD design tutorials on the web based on RTL or Verilog or VHDL hardware design languages. There are probably courses also offered at your local community college on this type of design tools, if that helps.
 
Basher1 said:
No, i know how to use project navigator but we can't use it in this project. here is the link for the software homepage. http://www.softronix.com/logic.html

Looks spammy to me. Why in the world would you be required to use those tools instead of being able to use professional-grade free design software from an industry leader like Xilinx?

And how is this spammy looking design software different from Xilinx's ISE? If you can use the Xilinx software, you should be able to use simpler tools like this, IMO.
 
@ berkeman: I'm curious why you think this is spammy software? Looked ok to me, but I didn't install it.

Designing logic with schematics is so old-school. Is it an old school? An old teacher?

Aside from that, would you know how to design a cpu from scratch using Xilinx ISE? The process isn't much different.
 
Because not everyone else who is doing this unit has got expierience with Xilinx ISE. The reason I find it difficult is there is too many restrictions on what you can do with the components. For example, I created a 16-bit Instruction memory by placing two generic 8-bit memory components side by side, I connected their data inputs and write enable lines to ground(since you don't write to IM unless its being programmed), then I connected a counter to the address inputs of the IM and loaded it with a sample program. This gave me a nice sequential program flow. But what if I want to change program flow(like with a branch)?. In Xilinx ISE I would probably add an 8-bit 2:1 Mux. In this there is no 8-bit 2:1 Mux, I would need another way. ISE gives virtually no limitations except what is physically achievable whereas in the logic simulator you are limited by restrictions of the software. This would be fine if I could find some documentation on the software but I can't. Yeah I guess the Teacher is old school, but my university has really good facilities.
 
There are MUX's but they are all bit lines, you cannot switch buses, there is a bus tool, again they are all bit lines. I can't for the life of me figure out how that is useful, and I'm guessing there is some approach to designing processors in this software but if there is I haven't found it.
 
  • #10
Sounds like you know what you are doing. I can be of no help with the tool. Sorry.
 

Similar threads

Replies
19
Views
2K
  • · Replies 7 ·
Replies
7
Views
8K
  • · Replies 23 ·
Replies
23
Views
5K
Replies
2
Views
3K
  • · Replies 10 ·
Replies
10
Views
3K
  • · Replies 1 ·
Replies
1
Views
5K
  • · Replies 7 ·
Replies
7
Views
2K
  • · Replies 10 ·
Replies
10
Views
4K
Replies
1
Views
3K
Replies
2
Views
2K