- #1
- 12
- 0
From what I understand all processors are based on the Von Neumann architecture and instructions are fed into the processor based on the clock speed. I've recently come across the IBMs new neural chip SyNAPSE. The chip is event driven, operating (using power) only when needed.
Can a standard processor be redesigned to use event driven processing vs clock speeds??
Can a standard processor be redesigned to use event driven processing vs clock speeds??