FPGA Reconfiguration using 2 processors.

  • Thread starter Thread starter badfate
  • Start date Start date
  • Tags Tags
    Fpga
Join the discussion
Ask a follow-up here, or get your own question answered by working scientists, mathematicians and engineers — people, not an autocomplete.
Real named experts · corrections over time · the nuance an AI answer skips
Sign up Log in
3 replies · 1K views
badfate
Messages
14
Reaction score
0
Hello,

I've been working on the topic since 8 months and different types of reconfiguration using single soft core is done. I need some help on the procedure as well as theory about using 2 cores.

On the FPGA board that i use, there is PPC hardcore and microblaze softcore.
 
Engineering news on Phys.org
Not sure what you are asking. Are you asking about communication between the two cores (one in fpga and one external)? I'm not sure why you are referring to reconfiguration. I understand reconfiguration as loading a new fpga configuration. Are you doing this dynamically? Again, Your question is not clear.
 
Yes, its done dynamically(without resetting the system, you change a command on hyperterminal/ using a controlling switch on FPGA or give some delay so that the bit file hence functionality changes automatically).

I'm using soft core processor for writing the controlling code that monitors the bit file execution on FPGA. But there exists PPC hardcore on FPGA itself which i haven't used. I want to explore different methods of partial reconfiguration using both the processors.

I ll be glad if anyone can help me with even 2 soft cores if not PPC.

BTW, the board I'm using is Xilinx, virtex 5 s/w, 12.4
 
I have never done any partial reconfiguration. Sorry