Dismiss Notice
Join Physics Forums Today!
The friendliest, high quality science and math community on the planet! Everyone who loves science is here!

Implementing an early-late gate synchronizer

  1. May 8, 2009 #1
    Hi there.

    I am working on a study-oriented university project on digital modulation techniques. I am trying to implement a scheme of early-late gate synchronizer to latch on to the pulse instant. Can you help me with the different ways of doing it? along with any suitable analysis and waveforms obtained.

    will highly appreciate if u do it.

    regards
    kautilya
     
  2. jcsd
  3. May 8, 2009 #2

    berkeman

    User Avatar

    Staff: Mentor

    I think you need to give us more background on your question. Also, as I mentioned in your other thread, we do not do your academic work for you. You need to do the research and the work. Asking us to do the work for you does not constitute you doing "research".

    What is an early-late synchronizer? I am familiar with traditional synchronizers -- why wouldn't that work for what you are doing?
     
    Last edited: May 8, 2009
  4. May 8, 2009 #3
    Do you have an input pulse train that has a defined periodicity that you are trying to synchronize a local digital circuit to? What are frequencies and required synchronization accuracy? Is this like an FM receiver or a phase locked loop, or something else?

    [Added] Also self clocking codes like diphase codes.
     
    Last edited: May 8, 2009
  5. May 8, 2009 #4

    jbunniii

    User Avatar
    Science Advisor
    Homework Helper
    Gold Member

    Suppose someone sends you a single rectangle pulse, and you want to know when it was received. You can implement a matched filter, and the output signal will then be a triangle. From the time offset of the peak of that triangle, you can infer the time (with respect to your local clock) at which the pulse was received.

    An early-late architecture is simply one way of answering the question "when did the peak occur"? The idea is to sample the output of the matched filter at two times, one nominally before the expected peak and one after, at some known time delay between the two samples. (A typical delay may be the length of the bit.)

    In any case let's assume you know exactly, with respect to your local clock, the times at which you sample the matched filter output. Call them T_early and T_late. Let's call the sample values themselves M(T_early) and M(T_late) where M(t) is the magnitude of the matched filter output at time t. Let's also define T_prompt = 0.5*(T_early + T_late) = the midpoint between T_early and T_late.

    If the triangle peak is exactly at T_prompt, you would expect M(T_early) = M(T_late).

    In general, if you compute delta = M(T_early) - M(T_late), then delta is proportional to the offset of the triangle peak, relative to the T_prompt.

    If delta < 0, then the peak lies to the right of (later than) the midpoint. If delta > 0, then the peak lies to the left of (earlier than) the midpoint.

    Thus delta acts as a discriminator: you hypothesize that the triangle peak is at T_prompt, and delta is proportional to the signed error of that hypothesis. (You can work out the constant of proportionality without too much difficulty: it depends on the height and width of the triangle.)

    You can also generalize this idea: if someone sends you a known sequence of pulses of arbitrary shape, you can use a similar idea based on the matched filter and early-late sampling to create an error signal, which can then be used to drive a feedback loop to achieve correct synchronization.

    If you want more information, look in a digital communication textbook that covers either pilot symbol-based synchronization, or code-division spread spectrum, which works very similarly. Another example is the construction of timing measurements in a GPS receiver, which again involves correlating a received signal with a matched filter and estimating the time of the peak.
     
  6. May 8, 2009 #5

    berkeman

    User Avatar

    Staff: Mentor

    kautilya, jbunniii's post contains more information than I would normally allow on your type of question (schoolwork). I'm going to leave it posted, however, and leave this thread in the EE forum for now, because of all the great info jbunniii has posted.

    You now must carry the project forward on your own. You must show your own calculations and analysis and waveforms.
     
Know someone interested in this topic? Share this thread via Reddit, Google+, Twitter, or Facebook




Similar Discussions: Implementing an early-late gate synchronizer
  1. Battery implementation (Replies: 3)

  2. And gate (Replies: 8)

  3. AND gate (Replies: 1)

Loading...