Redraw Equivalent Circuit for 3-input OR gate

Join the discussion
Ask a follow-up here, or get your own question answered by working scientists, mathematicians and engineers — people, not an autocomplete.
Real named experts · corrections over time · the nuance an AI answer skips
10 replies · 6K views
Deathfish
Messages
80
Reaction score
0
How do you redraw a three-input OR gate circuit using only 2-input NAND gates?
 
on Phys.org
Using De Morgan's laws, you should be able to figure out how to make a 2-input OR gate using NAND gates. You can make a NOT gate by wiring the NAND inputs together.
 
DeMorgan's law says
[tex]\overline{A+B}= \overline A\cdot \overline B[/tex]

or

[tex]A+B = \overline{\overline A\cdot \overline B}= NAND(\overline A,\overline B)[/tex]

So start with A + (B + C)...
 
Deathfish said:
How do you redraw a three-input OR gate circuit using only 2-input NAND gates?

You know the rules, Deathfish. Show us your work!
 
i've worked on this, but i seem to be going back and forth combining all combinations ie. 3C2 with no luck... difficult to explain this here. I know the equivalent of 2-input OR gates... but i am required to draw up 3-input OR gate when i am given just 2-input NAND gates. The question is to output HIGH when at least 2 out of 3 inputs are LOW.
 
Deathfish said:
i've worked on this, but i seem to be going back and forth combining all combinations ie. 3C2 with no luck... difficult to explain this here. I know the equivalent of 2-input OR gates... but i am required to draw up 3-input OR gate when i am given just 2-input NAND gates. The question is to output HIGH when at least 2 out of 3 inputs are LOW.

A 3-input OR gate does not "output high when at least 2 out of 3 inputs are low"...
 
its part of the question... A AND B, B AND C, A AND C then combine them together..
 
figured the first part out just need to combine that using three-input OR gate..
 
Just guessing, are you trying to implement a majority circuit where two or more of A,B, and C are true? If so, it probably will take as many NAND gates to implement the 3 input OR gate by itself as it would to do the whole problem with NANDs in the first place.
 
Deathfish said:
figured the first part out just need to combine that using three-input OR gate..

Thanks for being so clear in your OP. In the future, use the Homework Help Template, which asks for the exact problem statement.

I'm out.