CMOS Resistance: Drawing NAND & Solutions

  • Thread starter Thread starter nobrainer612
  • Start date Start date
  • Tags Tags
    Cmos Resistance
Click For Summary
SUMMARY

The discussion focuses on calculating the resistance in a CMOS NAND gate configuration. When both inputs A and B are high (value 1), the total resistance is Rn + Rn, as both NMOS transistors are in series. When both inputs are low (value 0), the resistance is calculated as Rp/2, since both PMOS transistors are in parallel. If A is high and B is low, the output is VDD (value 1), and the resistance is simply Rp, as the PMOS is active while the NMOS is off.

PREREQUISITES
  • Understanding of CMOS technology and transistor operation
  • Familiarity with resistance calculations in series and parallel circuits
  • Knowledge of NMOS and PMOS transistor characteristics
  • Basic algebra for simplifying resistance equations
NEXT STEPS
  • Study the operation of CMOS NAND gates in detail
  • Learn about resistance calculations in digital circuits
  • Explore the impact of transistor sizing on resistance in CMOS designs
  • Investigate the behavior of other CMOS logic gates under varying input conditions
USEFUL FOR

Electrical engineers, students studying digital electronics, and professionals designing integrated circuits will benefit from this discussion.

nobrainer612
Messages
24
Reaction score
0

Homework Statement



I drew a NAND in the picture.

302tlld.jpg




The Attempt at a Solution



I know when A and B are both high ( value 1), resistance will be Rn + Rn because those 2 NMOS will be turned on and resistance will added up since they are in series.

Also when A and B are both low ( value 0), both PMOS will be turned on. My first question is, 1.) is the resistance become Rp*Rp/(Rp + Rp) because they are in parallel?

My second question is, if A is high (value 1) and B is low ( value 0) , output should be VDD ( value 1). But what will be resistance be? I think they are neither in series nor parallel. So will the resistance only become Rp ?

Hope somebody can share their ideas. Thank you
 
Physics news on Phys.org
nobrainer612 said:
I know when A and B are both high ( value 1), resistance will be Rn + Rn because those 2 NMOS will be turned on and resistance will added up since they are in series.

Also when A and B are both low ( value 0), both PMOS will be turned on. My first question is, 1.) is the resistance become Rp*Rp/(Rp + Rp) because they are in parallel?

My second question is, if A is high (value 1) and B is low ( value 0) , output should be VDD ( value 1). But what will be resistance be? I think they are neither in series nor parallel. So will the resistance only become Rp ?

Hope somebody can share their ideas. Thank you
Hi nobrainer612! Those would be my answers, too.

Can you simplify this expression: Rp*Rp/(Rp + Rp) :wink:
 
sorry but I don't get what you mean.

Can you tell me if those I assumed are correct? because I am interested what the resistance is .

simplify this expression: Rp*Rp/(Rp + Rp) : isn't that equal (Rp^2) / 2*Rp = Rp/2?


So what I assumed:

if A is high (value 1) and B is low ( value 0) -----> resistance = Rp only? :bugeye:
Also when A and B are both low ( value 0) -----> resistance = Rp/2 ? :shy:
 
Last edited:
nobrainer612 said:
if A is high (value 1) and B is low ( value 0) -----> resistance = Rp only? ✔[/size][/color]
Also when A and B are both low ( value 0) -----> resistance = Rp/2? ✔[/size][/color]
:smile:
 

Similar threads

Replies
1
Views
5K
  • · Replies 2 ·
Replies
2
Views
3K
  • · Replies 1 ·
Replies
1
Views
2K
  • · Replies 1 ·
Replies
1
Views
1K
  • · Replies 4 ·
Replies
4
Views
847
  • · Replies 3 ·
Replies
3
Views
1K
  • · Replies 14 ·
Replies
14
Views
5K
  • · Replies 4 ·
Replies
4
Views
10K
  • · Replies 4 ·
Replies
4
Views
4K
  • · Replies 2 ·
Replies
2
Views
3K