Understanding Full Adders in Verilog: Code Explanation and Help Request

  • Thread starter Thread starter polaris90
  • Start date Start date
Join the discussion
Registration is free. Ask a follow-up in this thread, or start your own.
Sign up Log in
1 reply · 3K views
polaris90
Messages
45
Reaction score
0
We are currently working with full adders in my logic circuits class.

I have the following code for a 4-bi full adder, however I'm having trouble understanding it and my textbook does a poor job at explaining the carry adders. fulladder f1(SW[5],SW[1],a,LEDG[1],b);this is the only line that I don't understand. I've seen this kind of code several times but no-one explains it. Can someone give a hand?
 

Discussion

Engineering news on Phys.org
polaris90 said:
fulladder f1(SW[5],SW[1],a,LEDG[1],b);


this is the only line that I don't understand. I've seen this kind of code several times but no-one explains it. Can someone give a hand?
A google search turned up this: http://www.expertcore.org/viewtopic.php?t=767[/color]

I think that should help a bit. :wink: